CS202 (003): Operating Systems Virtual Memory

Instructor: Jocelyn Chen

Last Time

Let's take a step back...

Process

What is a process?

Core abstraction inside a process

How does process communicate with low-level resources?

How can we run multiple process/ threads at the same time?

How can one process do multiple tasks concurrently?

How does the operating system manage memory for multiple processes efficiently?

Virtual Memory

"Each process has its own view of memory"

16kb

Stack	local variables, params, return addresses
Heap	malloc()
Data	Store global variables and constants
Text/Code	Store program itself

0kb

Address space of a process

Does the address space of this program actually at the physical addresses 0 through 16KB?

Virtual Memory

```
y = x + 1
```

code address   **code instruction**

```
0x500      movq 0x200000, %rax
0x508      incq 1, %rax
0x510      movq %rax, 0x300000
```

How many virtual memory translations happen when the lines above are executed?

Goals/Benefits of Virtual memory

Programmability

- Program thinks it has a lot of memory, and has its own physical memory
- Compiler and linker don't have to worry about physical addresses
- multiple instances of the programs can be loaded and not collide

Protection

- Program cannot read/write each other's memory
- Therefore delivers isolation (prevent bug in one process corrupt with another)

Efficient use of resources

- Programmers don't have to worry that the sum of the memory consumed by all active processes is larger than physical memory

How is the translation implemented?

CPU

Process — 1 Memory Request → ALU — 2 Virtual Address → Translation (MMU) — 3 Physical Address → RAM

OS configure these hardwares
It sets up data structures that hardware sees
(per-process)

Hardware does the translation
Why? this is way faster!

Paging

Divide all memory (physical and virtual) into **fixed-size** chunks

In the traditional x86 (and in our labs), the page size will be 4096 B = 4 KB = 2^{12}

Pages!

Page Size

2^{10}: kilo
2^{20}: mega
2^{30}: giga
2^{40}: tera

How many pages are there on a 32-bit architecture?

What about if there are 48 bits used to address memory?

$$\frac{2^{32} \text{ bytes}}{2^{12} \text{ bytes/page}} = 2^{20} \text{ pages}$$

$$\frac{2^{48} \text{ bytes}}{2^{12} \text{ bytes/page}} = 2^{36} \text{ pages} = 64 \text{ billion pages}$$

Paging

Each process has a separate mapping

Each page is separately mapped

OS take control on certain (invalid) operations:
- If a process tries to write to a page marked as read-only, it triggers a trap
- If a process tries to access a page marked as invalid, it triggers a trap

After handling a trap, the OS can modify the memory mapping as needed
(load a page from disk, change permissions, ….)

Page Number

Pages are numbered sequentially

page 0:   [0,4095]
page 1:   [4096, 8191]
page 2:   [8192, 12277]
page 3:   [12777, 16384]
page 2^{20}-1: [..., 2^{32}-1]

Size of space = $2^{\text{\# of bits}}$

What's the size of space for 32 bits virtual address?

Size of space = 2^{32} bits = 4 GB

Both virtual and physical memory are divided in to pages

VPN (virtual page number)
PPN (physical page number)

Key data structure: page table

a map from VPN to PPN

virtual address	VPN		Offset

physical address

	...
2	PPN
1	PPN
0	PPN

+

Offset

Each page table entry expresses a mapping about a contiguous group of address

Another way to look at it

(assuming 48-bit addresses and 4KB pages)

| virtual address | 36-bit VPN | 12-bit Offset |

| physical address | 20-bit PPN | 12-bit Offset |

if OS wants a program to be able to use address 0x00402000 to refer to physical address 0x00003000, then the OS conceptually adds an entry:
table[0x00402] = 0x00003
(table[1026] = 3 in decimal)

Create the mapping is hard

Page table can get terribly large!

36-bit VPN => 2^{36} translation from VPN to PPN
Assuming each translation is 8 byte => $2^{36} * 8 = 512GB$
Recall that we are maintaining these mapping per process, 100 process => 51200GB of memory to store address translation!

Most programs only use a small fraction of the available address space,
so it does seem to be a good use of resources

Multi-level page table

Represent a linear page table as a hierarchy of smaller page tables

Each level uses a portion of the virtual address to index into its table

a) The system starts with the root page table.
b) It uses the first part of the address to find an entry in this table.
c) This entry points to a second-level table.
d) The next part of the address is used to index into this second table.
e) This process continues through all levels.
f) The final level provides the actual physical page number.

A virtual address is divided into several parts:
• Multiple segments (often 9 bits each) for indexing each level of tables
• A final segment (often 12 bits) for the offset within the physical page

This tree is space: only fill in parts that are actually in-use!

Multi-level page table

Map 2MB of physical memory at virtual memory 0, ..., 2 ^ 21 -1
Let's say we have 48 bits, and we divide the VPN into 4 9 bits segments
First of all, assuming each physical page is 4 KB, then we have 512 physical pages

The Virtual Address Range: We're mapping addresses from 0 to 2^{21} - 1 (2MB).
48-bit Address Structure: (It's divided as) 9 bits | 9 bits | 9 bits | 9 bits | 12 bits
For the range 0 to 2^{21} - 1, **the binary representation** looks like this (X is either 0 or 1):
000000000 | 000000000 | 000000000 | XXXXXXXXX | XXXXXXXXXXXX
(Level 1)   (Level 2)   (Level 3)   (Level 4)   (Page Offset)

Level 1 (Root):
The first 9 bits are always 000000000 for our entire range.
So, we only need one entry in the root table, pointing to the single Level 2 table we'll use.

Level 2:
The next 9 bits are also always 000000000 for our entire range.
Again, we only need one entry, pointing to the single Level 3 table.

Level 3:
The next 9 bits are also always 000000000 for our entire range.
Again, we only need one entry, pointing to the single Level 4 table.

The next 9 bits (XXXXXXXXX) can represent any value from 000000000 to 111111111.
Level 4:
This gives us 2^9 = 512 different combinations.
That's why we need 512 entries in this level.

Alternatives and tradeoffs

Large/small page size

Large page size: waste actual memory

**Small page size:** lots of page table entries

Many/few level of mapping

Many level of mapping: Less space spent on page structures when address space is space, but more costly for hardware to walk the page table

Few level of mapping: Need to allocate larger pages, which cost more space, but the hardware has fewer levels of mapping

x86-64

x86 architecture is 64-bits

Virtual Address

| 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | 0 0 | VPN | Offset |
| 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 | 1 1 | | |

63   48   47   12 11   0

bits that matter

Bit patterns that are valid addresses are called **Canonical Addresses**

48-bit usable bits = 2^{48} possible addresses = 256 TB

x86-64

x86 architecture is 64-bits

Physical Address

	PPN		Offset		4PB

51   12 11   0

What happen if we only have
16 GB of memory?

(roughly) only 34 bits that matters!
the top 18 bits will (generally be) zero

We are mapping 48-bit number to 52-bit number, at a granularity of ranges of 2^{12}