

CS202 (003): Operating Systems

Virtual Memory III, Weensy OS

Instructor: Jocelyn Chen

How to review for midterms?

- The scope for midterm: **everything we covered so far**
- Everything means: lectures (up to and including today's lecture), handouts, readings, labs (0-2)
- Format: (for instance) Multiple Choice, True/False, Short Answers, Coding, ...
- Make sure you **understand** everything we covered, exams will test your understanding.
- The past exam questions are on the websites with solutions
- **Cheatsheet:** You may refer to ONE two-sided letter-sized sheet that is written by yourself (**No screenshot allowed**).

Lab 4: Weensy OS

(Yes, it is already released)

In Lab 4, you will write a mini OS, WeensyOS, that implements the virtual memory architecture and a few important system calls.

Weensy OS structure

Processes

*Files with p-**

Kernel Code

*Files with k-**

virtual_memory_lookup():

lookup a physical page using pagetable
and virtual memory.

virtual_memory_map():

map virtual address -> physical address

look at process.h for

sys_page_alloc() for process allocating memory

(sys_page_alloc is analogous to brk() or mmap() in POSIX)

exception_return() for when returning back into user space

%rax is what the application return value is

look at kernel.h for

process control block (PCB): struct proc

* Process registers, process state

* Process page table - a pointer (kernel virtual address, which is the identical physical address)

* to an L1 page table L1 page table's first entry points to a page table, and so on...

typedef struct physical_pageinfo {

int8_t owner; //kernel, reserved, free, pid

int8_t refcount;

} physical_pageinfo;

static physical_pageinfo pageinfo

[PAGENUMBER(MEMSIZE_PHYSICAL)];

// one physical_pageinfo struct per _physical_ page

pageinfo array

Weensy OS Memory Related

WeensyOS begins with the kernel and all processes sharing a single address space.
This is defined by the `kernel_pagetable`.

Kernel's pagetable is identity-mapped: Virtual address X maps to physical address X.
As you work through the project, you will shift processes to use independent address space
where each process can access only a subset of physical memory.

The OS supports 3MB of virtual memory on top of 2MB of physical memory.
(Recall the point of virtualization, from the perspective of the process, it thinks it has 3MB of memory. But in reality, it doesn't.)

Assume page size to be 4KB, each entry in the page table is 64 bit.
How to we support 3MB of virtual memory? How many L4 pagetable do we need?
(2 L4 page tables)

Weensy OS Macros and Constants

Macro	Meaning	Constant	Meaning
PAGESIZE	Size of a memory page. Equals 4096 (or, equivalently, $1 \ll 12$).	KERNEL_START_AD DR	Start of kernel code.
PAGENUMBER(addr)	Page number for the page containing addr. Expands to an expression analogous to $addr / \text{PAGESIZE}$.	KERNEL_STACK_TO P	Top of kernel stack. The kernel stack is one page long.
PAGEADDRESS(pn)	The initial address (zeroth byte) in page number pn. Expands to an expression analogous to $pn * \text{PAGESIZE}$.	console	Address of CGA console memory.
PAGEINDEX(addr, level)	The index in the levelth page table for addr. level must be between 0 and 3; 0 returns the level-1 page table index (address bits 39–47), 1 returns the level-2 index (bits 30–38), 2 returns the level-3 index (bits 21–29), and 3 returns the level-4 index (bits 12–20).	PROC_START_ADD R	Start of application code. Applications should not be able to access memory below this address, except for the single page at console.
PTE_ADDR(pe)	The physical address contained in page table entry pe. Obtained by masking off the flag bits (setting the low-order 12 bits to zero).	MEMSIZE_PHYSICA L	Size of physical memory in bytes. WeensyOS does not support physical addresses \geq this value. Defined as 0x200000 (2MB).
		MEMSIZE_VIRTUAL	Size of virtual memory. WeensyOS does not support virtual addresses \geq this value. Defined as 0x300000 (3MB).

Last Time


How to speed up address translation?

TLB (translation-lookaside buffer) inside MMU, is a **hardware cache** of popular virtual-to-physical address translation

VPN PFN protection bits

Who manages TLB?

Hardware-managed (x86, ARM)
Software-managed (MIPS)



How to speed up address translation?

TLB (translation-lookaside buffer) inside MMU, is a **hardware cache** of popular virtual-to-physical address translation

TLB miss => page fault?

No. It might just mean we don't have the cache.

page fault => TLB miss?

No, the process might request some operations that violate permission. It is a page fault, but not a TLB miss.


What happens to TLB when %cr3 is loaded?

The entire TLB is flushed


Can we flush individual entries in the TLB otherwise?

Yes, on x86 architectures, you can flush individual TLB entries using the `INVLPG` instruction

End-to-end Core i7 Address Translation



Cute Trick for Speeding Up L1 Access



■ Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Cache carefully sized to make this possible: 64 sets, 64-byte cache blocks
- Means 6 bits for cache index, 6 for *cache offset*
- That's 12 bits; matches *VPO*, *PPO* → One reason pages are 2^{12} bits = 4 KB

Page faults

A reference is illegal, either because it's not mapped in the page tables or because there is a protection violation.

This is a quite powerful mechanism!
(It turns out you can build interesting functionalities by triggering page faults)

How does OS get involved in page fault (in x86)?

Process constructs a trap frame and transfer execution to an interrupt/trap handler


ss	stack segment (ignore)
%rsp	former value of stack pointer
rflags	former value of rflags
cs	code segment (ignore)
%rip	Instruction that caused the trap
%rsp	[..... U/S W/R P]

%rip now points to the code handle the trap
(using Interrupt Descriptor Table)

%cr2 holds the faulting virtual address

When page fault happens, the **kernel** sets up the process's page entries properly, or terminates the process

U/S: user mode fault / supervisor mode fault
R/W: access was read / access was write
P: not-present page / protection violation



P 0 The fault was caused by a non-present page.
 1 The fault was caused by a page-level protection violation.

W/R 0 The access causing the fault was a read.
 1 The access causing the fault was a write.

U/S 0 A supervisor-mode access caused the fault.
 1 A user-mode access caused the fault.

RSVD 0 The fault was not caused by reserved bit violation.
 1 The fault was caused by a reserved bit set to 1 in some paging-structure entry.

I/D 0 The fault was not caused by an instruction fetch.
 1 The fault was caused by an instruction fetch.

PK 0 The fault was not caused by protection keys.
 1 There was a protection-key violation.

SGX 0 The fault is not related to SGX.
 1 The fault resulted from violation of SGX-specific access-control requirements.

Figure 4-12. Page-Fault Error Code

When does page fault occur?

Overcommitting physical memory

“Your program thinks it has 64GB of memory, but your hardware has 16 GB of physical memory”

How does this work?

Disk was (is) used to store memory pages

Advantages: address space looks huge

Disadvantages: access to "paged" memory (as disk pages that live on the disk are known) are **slow**

Rough Implementation

On a page fault, the kernel reads in the faulting page. It may need to send a page to disk (when satisfy the following TWO):

1. kernel is out of memory
2. the page that it selects to write out is dirty)

What are some other use cases of page fault?

Store memory pages across the network
(Distributed Shared Memory)

On a page fault, the page fault handler went and retrieved the needed page from some other machine

Copy-on-write
(fork, mmap, ...)

When creating a copy of another process, don't copy its memory. Just copy its page tables, mark the pages as read-only

*When a write happens, a page fault results. at that point, the kernel allocates a new page, copies the memory over, and restarts the user program to do a write
Then, only do copies of memory when there is a fault as a result of a write*

Accounting

Good way to sample what percentage of the memory pages are written to in any time slice: mark a fraction of them not present, see how often you get faults

Paging in day-to-day use

Demand paging

Program code is loaded into memory only when it's needed, not all at once

Growing the stack

The seemingly contiguous virtual memory can scatter across different locations in physical memory

BSS page allocation

(Block Started by Symbol)

The OS can save memory by not allocating physical pages for the BSS until the program actually tries to use variables in this segment.

Shared text

Sharing the read-only parts of a program between multiple processes running the same program

Shared libraries

Multiple programs can use the same library code in memory, saving space

Shared libraries

Allowing multiple processes to access the same memory region

Costs of page faults

What does paging from the disk cost?

Average memory access time
(AMAT)

$$(1 - p) * \text{memory_access_time} + p * \text{page_fault_time}$$

where p is the prob of a page fault

$$\text{memory_access_time}(t_M) \approx 100\text{ns} \quad \text{disk_access_time}(t_D) \approx 10\text{ms} = 10^7\text{ns}$$

What does p need to be to ensure that paging hurts performance by less than 10%?

$$1.1 * t_M > (1 - p) * t_M + p * t_D$$
$$p = 0.1 * \frac{t_M}{t_D - t_M} \approx \frac{10^1\text{ns}}{10^7\text{ns}} = 10^{-6}$$

Page faults are **super-expensive!**

“need to pay attention to the slow case if it's really slow and common enough to matter.”

A Cache System

A Cache System

*any system that temporarily stores frequently used data
the cache itself is smaller than the storage it is cached on*

Cache Miss

the requested data isn't in the cache

1. fetch the missing data from the slower main storage
2. If the cache is full, decide which existing entry to evict to make room

How to decide which entry to throw away if we get a cache miss?

VM as a Cache System

A Cache System

*any system that temporarily stores frequently used data
the cache itself is smaller than the storage it is cached on*

- Virtual memory is an **abstraction** that provides programs with the illusion of a large, contiguous memory space
- Physical RAM is typically much smaller than the virtual address space
- The operating system keeps *only a subset of all pages (fixed-size blocks of memory) in physical RAM at any given time*
- The rest of the pages are **stored on disk** (in the swap space or paging file)

How to decide which page to throw away if we get a 'page-not-present in memory' fault?

Replacement policy

FIFO

throw out the oldest

MIN (optimal)

throw away the entry that won't
be used for the longest time

LRU

throw out the least
recently used

Replacement policy

FIFO

throw out the oldest

MIN (optimal)

throw away the entry that won't
be used for the longest time

LRU

throw out the least
recently used

How do we evaluate these algorithms?

Input: Reference string (sequence of page accesses)
Cache size (i.e. physical memory)

Output: # of cache evictions (i.e. number of swaps)

Replacement policy

FIFO

throw out the oldest

A	B	C	A	B	D	A	D	B	C	B
---	---	---	---	---	---	---	---	---	---	---

A	A	A	A	A	D	D	D	C	C
-	B	B	B	B	B	A	A	A	A
-	-	C	C	C	C	C	B	B	B

Number of Hits: 4

Page Faults: 7

Hit Rate: 36.36%

MIN (optimal)

throw away the entry that won't be used for the longest time

A	B	C	A	B	D	A	D	B	C	B
---	---	---	---	---	---	---	---	---	---	---

A	A	A	A	A	A	A	A	A	A	A
-	B	B	B	B	B	B	B	B	B	B
-	-	C	C	C	C	D	D	D	C	C

Number of Hits: 6

Page Faults: 5

Hit Rate: 54.55%

LRU

throw out the least recently used

A	B	C	A	B	D	A	D	B	C	B
---	---	---	---	---	---	---	---	---	---	---

A	A	A	B	C	A	B	B	A	D	D
-	B	B	C	A	B	D	A	D	B	C
-	-	C	A	B	D	A	D	B	C	B

Number of Hits: 6

Page Faults: 5

Hit Rate: 54.55%

Replacement policy

FIFO

throw out the oldest

A	B	C	D	A	B	C	D	A	B	C	D
---	---	---	---	---	---	---	---	---	---	---	---

A	A	A	D	D	D	C	C	C	B	B	B
-	B	B	B	A	A	A	D	D	C	C	C
-	-	C	C	C	B	B	B	A	A	A	D

Number of Hits: 0

Page Faults: 12

Hit Rate: 0.0%

MIN (optimal)

throw away the entry that won't
be used for the longest time

A	B	C	D	A	B	C	D	A	B	C	D
---	---	---	---	---	---	---	---	---	---	---	---

A	A	A	A	A	A	A	A	A	B	B	B
-	B	B	B	B	B	B	C	C	C	C	C
-	-	C	D	D	D	D	D	D	D	D	D

Number of Hits: 6

Page Faults: 6

Hit Rate: 50.0%

LRU

throw out the least
recently used

A	B	C	D	A	B	C	D	A	B	C	D
---	---	---	---	---	---	---	---	---	---	---	---

A	A	A	B	C	D	A	B	C	D	A	B
-	B	C	D	A	B	C	D	A	B	C	D
-	-	C	D	A	B	C	D	A	B	C	D

Number of Hits: 0

Page Faults: 12

Hit Rate: 0.0%

Replacement policy (adding new memory)

FIFO

throw out the oldest

A	B	C	D	A	B	E	A	B	C	D	E
---	---	---	---	---	---	---	---	---	---	---	---

A	A	A	D	D	D	E	E	E	E	E	E
-	B	B	B	A	A	A	A	A	C	C	C
-	-	C	C	C	B	B	B	B	D	D	D

Number of Hits: 3

Page Faults: 9

Hit Rate: 25.0%

MIN (optimal)

throw away the entry that won't be used for the longest time

A	B	C	D	A	B	E	A	B	C	D	E
---	---	---	---	---	---	---	---	---	---	---	---

A	A	A	A	A	A	A	A	A	A	A	A
-	B	B	B	B	B	B	B	B	C	D	D
-	-	C	D	D	D	E	E	E	E	E	E

Number of Hits: 5

Page Faults: 7

Hit Rate: 41.67%

LRU

throw out the least recently used

A	B	C	D	A	B	E	A	B	C	D	E
---	---	---	---	---	---	---	---	---	---	---	---

A	A	A	B	C	D	A	B	E	A	B	C
-	B	C	D	A	B	E	A	B	C	D	D
-	-	C	D	A	B	E	A	B	C	D	E

Number of Hits: 2

Page Faults: 10

Hit Rate: 16.67%

Replacement policy

FIFO

throw out the oldest

MIN (optimal)

throw away the entry that won't
be used for the longest time

LRU

throw out the least
recently used

Pretty decent!

It approximates OPT when:
principle of temporal locality
holds strongly

Implementing LRU

In OS, it doubles the memory traffic
(since after every reference, have to move some structure to the head of some list)

In hardware, it's **a lot of work** to timestamp each reference and keep the list ordered

Implementing LRU in OS/hardware is a lot of pain!

**Bring your questions next
Tuesday!**