

Proof of mutual-exclusion and non-starvation of a program: PostgreSQL

Jade Alglave (MSR-Cambridge, UCL, UK)
Patrick Cousot (NYU, Emer. ENS, PSL)

Dagstuhl Seminar 16471

<http://www.dagstuhl.de/16471>

Concurrency with Weak Memory Models: Semantics, Languages,
Compilation, Verification, Static Analysis, and Synthesis
November 22, 2016


PostgreSQL

```


{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do
2:   do
3:     r[] Rl0 latch0
4:     while (Rl0=0)
5:     w[] latch0 0
6:     r[] Rf0 flag0
7:     if (Rf0≠0) then
8:       (* critical section *)
9:       w[] flag0 0
10:      w[] flag1 1
11:     fi
12: while true
13:
21:do
22:  do
23:    r[] Rl1 latch1
24:    while (Rl1=0)
25:    w[] latch1 0
26:    r[] Rf1 flag1
27:    if (Rf1≠0) then
28:      (* critical section *)
29:      w[] flag0 1
30:      w[] latch0 1
31:    fi
32: while true
33:

```

Methodology




Methodology




Methodology

WCM




Methodology




Methodology

Invariance + WCM




Methodology



Conditional invariance proof: Mutual exclusion

Algorithm



PostgreSQL

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 {~ L0^i_{j_i}}
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 {~ F0^i}
7:     if (Rf0≠0) then
8:       (* critical section *)
9:       w[] flag0 0
10:      w[] flag1 1
11:     fi
12:   while true
13:
21: do {ℓ}
22:   do {m_ℓ}
23:     r[] Rl1 latch1 {~ L1^ℓ_{m_ℓ}}
24:     while (Rl1=0) {n_ℓ}
25:     w[] latch1 0
26:     r[] Rf1 flag1 {~ F1^ℓ}
27:     if (Rf1≠0) then
28:       (* critical section *)
29:       w[] flag1 0
30:       w[] flag0 1
31:     fi
32:   while true
33:
  
```

Stamps

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 {~ L0^i_{j_i}}
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 {~ F0^i}
7:     if (Rf0≠0) then
8:       (* critical section *)
9:       w[] flag0 0
10:      w[] flag1 1
11:     fi
12:   while true
13:
21: do {ℓ}
22:   do {m_ℓ}
23:     r[] Rl1 latch1 {~ L1^ℓ_{m_ℓ}}
24:     while (Rl1=0) {n_ℓ}
25:     w[] latch1 0
26:     r[] Rf1 flag1 {~ F1^ℓ}
27:     if (Rf1≠0) then
28:       (* critical section *)
29:       w[] flag1 0
30:       w[] flag0 1
31:     fi
32:   while true
33:
  
```

Ensure that events are unique (your choice)

Variables in Hoare logic & L/O-G

- program variables: `int x;`
- in predicates you need to name the value of variable `x` to express properties of this value of `x`:
 - `valueof(x)`
 - `x`
- WCM: no notion of “the” value of a shared variable `x`
- The only way to know something about “the” value of a shared variable `x` is to read it
- **Pythia variable**: name given to the read value
- Not necessary in the semantics, only in assertions (but we put them in the semantics)


Pythia variables

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 {~> LO_{j_i}^i}
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 {~> F0^i}
7:     if (Rf0≠0) then
8:       (* critical section *)
9:       w[] flag0 0
10:      w[] flag1 1
11:      w[] latch1 1
12:    while true
13:

21:do {l}
22:  do {m_l}
23:    r[] Rl1 latch1 {~> L1_{m_l}^l}
24:    while (Rl1=0) {n_l}
25:    w[] latch1 0
26:    r[] Rf1 flag1 {~> F1^l}
27:    if (Rf1≠0) then
28:      (* critical section *)
29:      w[] flag0 1
30:      w[] latch0 1
31:    fi
32:  while true
33:
    
```

Invariant specification S_{inv}



Mutual exclusion

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 {~> LO_{j_i}^i}
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 {~> F0^i}
7:     if (Rf0≠0) then
8:       -at{28}
9:       (* critical section *)
10:      w[] flag0 0
11:      w[] flag1 1
12:      w[] latch1 1
13:

21:do {l}
22:  do {m_l}
23:    r[] Rl1 latch1 {~> L1_{m_l}^l}
24:    while (Rl1=0) {n_l}
25:    w[] latch1 0
26:    r[] Rf1 flag1 {~> F1^l}
27:    if (Rf1≠0) then
28:      -at{8}
29:      (* critical section *)
30:      w[] flag1 0
31:      w[] flag0 1
32:      w[] latch0 1
33:
    
```

(invariant S_{inv} is elsewhere true)

Analytic semantics = Anarchic semantics + communication constraints

Analytic semantics with cuts

```


0: { x = 0; y = 0; }
P0
1: r[] r1 x
2: w[] y 1
3:
P1
11: r[] r2 y;
12: w[] x 1;
13:
    
```

- Anarchic semantics: set of executions:


$$\pi = \zeta \times \pi \times rf$$

- ζ is the computation
- π is the cut sequence
- rf is the communication


- Communication semantics: restrictions on rf in cat



Local invariants



Local invariant



- Attached to each program point ℓ of each process p
- Depends on
 - Program points of all other processes κ
 - Stamps θ of all processes
 - Local registers of all processes ρ
 - Pythia variables ν
 - Communications (rf)

Communication relation rf

- rf: relation between write and read events
- Each rf is encoded by Γ , a set of pairs

$$\text{rf}\langle x_\theta, \langle \ell:, \theta', v \rangle \rangle$$

Pythia variable of the read event Program label of the write action Stamp of the write event Value write

- $\Gamma \in \Gamma$. (the set of all possible communications rf)

Anarchic communications

Anarchic communications

- Any read can read from any write on the same shared variable (location)

$$\text{RLO}_{j_i}^i \triangleq \{\text{rf}\langle \text{LO}_{j_i}^i, \langle 0:, -, 0 \rangle \rangle, \text{rf}\langle \text{LO}_{j_i}^i, \langle 5:, i_5, 0 \rangle \rangle, \text{rf}\langle \text{LO}_{j_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \mid i_5 \in \mathbb{N} \wedge \ell_{30} \in \mathbb{N}\}$$

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do {i}
2:  do {j_i}
3:   r[] Rl0 latch0 {~> LO_{j_i}^i}
4:   while (Rl0=0) {k_i}
5:   w[] latch0 0
6:   r[] Rf0 flag0 {~> F0^i}
7:   if (Rf0≠0) then
8:     (* critical section *)
9:     w[] flag0 0
10:    w[] flag1 1
11:    w[] latch1 1
12:  while true
13:
21: do {l}
22:  do {m_ℓ}
23:   r[] Rl1 latch1 {~> L1_{m_ℓ}^ℓ}
24:   while (Rl1=0) {n_ℓ}
25:   w[] latch1 0
26:   r[] Rf1 flag1 {~> F1^ℓ}
27:   if (Rf1≠0) then
28:     (* critical section *)
29:     w[] flag1 0
30:     w[] flag0 1
31:     w[] latch0 1
32:  while true
33:

```

Anarchic communications

- Possible communications for each read at each stamp (point in the execution):

$$\begin{aligned} \text{RLO}_{j_i}^i &\triangleq \{\text{rf}\langle \text{LO}_{j_i}^i, \langle 0:, -, 0 \rangle \rangle, \text{rf}\langle \text{LO}_{j_i}^i, \langle 5:, i_5, 0 \rangle \rangle, \text{rf}\langle \text{LO}_{j_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \mid i_5 \in \mathbb{N} \wedge \ell_{30} \in \mathbb{N}\} \\ \text{RF0}^i &\triangleq \{\text{rf}\langle F0^i, \langle 0:, -, 0 \rangle \rangle, \text{rf}\langle F0^i, \langle 8:, i_8, 0 \rangle \rangle, \text{rf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \mid i_8 \in \mathbb{N} \wedge \ell_{29} \in \mathbb{N}\} \\ \text{RL1}_{m_\ell}^\ell &\triangleq \{\text{rf}\langle \text{L1}_{m_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle, \text{rf}\langle \text{L1}_{m_\ell}^\ell, \langle 25:, \ell_{25}, 0 \rangle \rangle, \text{rf}\langle \text{L1}_{m_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \mid \ell_{25} \in \mathbb{N} \wedge i_{10} \in \mathbb{N}\} \\ \text{RF1}^\ell &\triangleq \{\text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle, \text{rf}\langle F1^\ell, \langle 28:, \ell_{28}, 0 \rangle \rangle, \text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \mid \ell_{28} \in \mathbb{N} \wedge i_9 \in \mathbb{N}\} \end{aligned}$$


- Anarchic communications:

$$\bar{\Gamma} = \{\{\text{rl0}_{j_i}^i, \text{rf0}^i, \text{rl1}_{m_\ell}^\ell, \text{rf1}^\ell \mid i \in \mathbb{N} \wedge j_i \in [0, k_i] \wedge \ell \in \mathbb{N} \wedge j \in [0, n_\ell] \mid \forall i \in \mathbb{N} . \forall j_i \in [1, k_i] . \text{rl0}_{j_i}^i \in \text{RLO}_{j_i}^i \wedge \text{rf0}^i \in \text{RF0}^i \wedge \forall \ell \in \mathbb{N} . \forall m_\ell \in [1, m_\ell] . \text{rl1}_{m_\ell}^\ell \in \text{RL1}_{m_\ell}^\ell \wedge \text{rf1}^\ell \in \text{RF1}^\ell\}$$

- Anarchic semantics: $\Gamma \in \bar{\Gamma}$

- WCM semantics: $\Gamma \in \Gamma, \Gamma \subseteq \bar{\Gamma}$

Inductive invariant S_{ind}



Inductive invariant

- S_{ind} is inductive under hypothesis S_{com} iff, assuming S_{com} , we have:

- S_{ind} is true at the beginning of an execution

- If S_{ind} is true during execution it remains true after one more computation or communication step

S_{inv} holds under hypothesis S_{com}

$$S_{ind} \Rightarrow S_{inv}$$

$$S_{com} \Rightarrow S_{inv}$$

Inductive invariant

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {T ∈ Γ}
do {i}
2: {T ∈ Γ}
do {j_i}
3: {T ∈ Γ}
r[] R10 latch0 {~ L0^j_i}
4: {T ∈ Γ ∧ R10 = L0^j_i ∧ (rOR10^j_i[T] ∨ rIR10^j_i[T])}
while (R10=0) {k_i}
5: {T ∈ Γ ∧ rIR10^j_i[T]}
w[] latch0 0
6: {T ∈ Γ ∧ rIR10^j_i[T]}
r[] Rf0 flag0 {~ F0^i}
7: {T ∈ Γ ∧ rIR10^j_i[T] ∧ Rf0 = F0^i
   ∧ (rOR10^j_i[T] ∨ rIR10^j_i[T])}

if (Rf0≠0) then
8: {T ∈ Γ ∧ rIR10^j_i[T] ∧ rIR10^i[T]}
(* critical section *)
w[] flag0 0
9: {T ∈ Γ ∧ rIR10^j_i[T] ∧ rIR10^i[T]}
w[] flag1 1
10: {T ∈ Γ ∧ rIR10^j_i[T] ∧ rIR10^i[T]}
w[] latch1 1
11: {T ∈ Γ ∧ rIR10^j_i[T] ∧ rIR10^i[T]}
fi
12: {T ∈ Γ}
while true
13: {false}

21: {T ∈ Γ}
do {ℓ}
22: {T ∈ Γ}
do {m_ℓ}
23: {T ∈ Γ}
r[] R11 latch1 {~ L1^ℓ_m_ℓ}
24: {T ∈ Γ ∧ R11 = L1^ℓ_m_ℓ ∧ (rOR11^ℓ_m_ℓ[T] ∨ rIR11^ℓ_m_ℓ[T])}
while (R11=0) {n_ℓ}
25: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T]}
w[] latch1 0
26: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T]}
r[] Rf1 flag1 {~ F1^ℓ}
27: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ Rf1 = F1^ℓ
   ∧ (rOR11^ℓ_m_ℓ[T] ∨ rIR11^ℓ_m_ℓ[T])}

if (Rf1≠0) then
28: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ rIR11^i[T]}
(* critical section *)
w[] flag0 0
29: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ rIR11^i[T]}
w[] flag0 1
30: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ rIR11^i[T]}
w[] latch0 1
31: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ rIR11^i[T]}
fi
32: {T ∈ Γ}
while true
33: {false}
    
```

Inductive invariant


```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {T ∈ Γ}
do {i}
2: {T ∈ Γ}
do {j_i}
3: {T ∈ Γ}
r[] R10 latch0 {~ L0^j_i}
4: {T ∈ Γ ∧ R10 = L0^j_i ∧ (rOR10^j_i[T] ∨ rIR10^j_i[T])}
while (R10=0) {k_i}
5: {T ∈ Γ ∧ rIR10^j_i[T]}
w[] latch0 0
6: {T ∈ Γ ∧ rIR10^j_i[T]}
r[] Rf0 flag0 {~ F0^i}
7: {T ∈ Γ ∧ rIR10^j_i[T] ∧ Rf0 = F0^i
   ∧ (rOR10^j_i[T] ∨ rIR10^j_i[T])}

if (Rf0≠0) then
8: {T ∈ Γ ∧ rIR10^j_i[T] ∧ rIR10^i[T]}
(* critical section *)
w[] flag0 0
9: {T ∈ Γ ∧ rIR10^j_i[T] ∧ rIR10^i[T]}
w[] flag1 1
10: {T ∈ Γ ∧ rIR10^j_i[T] ∧ rIR10^i[T]}
w[] latch1 1
11: {T ∈ Γ ∧ rIR10^j_i[T] ∧ rIR10^i[T]}
fi
12: {T ∈ Γ}
while true
13: {false}

21: {T ∈ Γ}
do {ℓ}
22: {T ∈ Γ}
do {m_ℓ}
23: {T ∈ Γ}
r[] R11 latch1 {~ L1^ℓ_m_ℓ}
24: {T ∈ Γ ∧ R11 = L1^ℓ_m_ℓ ∧ (rOR11^ℓ_m_ℓ[T] ∨ rIR11^ℓ_m_ℓ[T])}
while (R11=0) {n_ℓ}
25: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T]}
w[] latch1 0
26: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T]}
r[] Rf1 flag1 {~ F1^ℓ}
27: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ Rf1 = F1^ℓ
   ∧ (rOR11^ℓ_m_ℓ[T] ∨ rIR11^ℓ_m_ℓ[T])}

if (Rf1≠0) then
28: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ rIR11^i[T]}
(* critical section *)
w[] flag0 0
29: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ rIR11^i[T]}
w[] flag0 1
30: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ rIR11^i[T]}
w[] latch0 1
31: {T ∈ Γ ∧ rIR11^ℓ_m_ℓ[T] ∧ rIR11^i[T]}
fi
32: {T ∈ Γ}
while true
33: {false}
    
```



Inductive invariant

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 latch0 {↔ LO_{j_i}^i}
4: {Γ ∈ Γ ∧ R10 = LO_{j_i}^i ∧ (rRIO_{j_i}^i[Γ] ∨ rRIO_{j_i}^i[Γ])}
while (R10=0) {k_i}
5: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ]}
w[] latch0 0
6: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ]}
r[] Rf0 flag0 {↔ F0^i}
7: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ] ∧ Rf0 = F0^i}
if (Rf0=0) then
8: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ] ∧ Rf0 = F0^i}
(* critical section *)
lag1 0
9: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ] ∧ rRIO_{j_i}^i[Γ]}
lag0 1
10: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ] ∧ rRIO_{j_i}^i[Γ]}
w[] latch0 1
11: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ] ∧ rRIO_{j_i}^i[Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}

21: {Γ ∈ Γ}
do {ℓ}
22: {Γ ∈ Γ}
do {m_ℓ}
23: {Γ ∈ Γ}
r[] R11 latch1 {↔ L1_{m_ℓ}^ℓ}
24: {Γ ∈ Γ ∧ R11 = L1_{m_ℓ}^ℓ ∧ (rRIO_{m_ℓ}^ℓ[Γ] ∨ rRIO_{m_ℓ}^ℓ[Γ])}
while (R11=0) {n_ℓ}
25: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ]}
w[] latch1 0
26: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ]}
r[] Rf1 flag1 {↔ F1^ℓ}
27: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ] ∧ Rf1 = F1^ℓ}
if (Rf1=0) then
28: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ] ∧ Rf1 = F1^ℓ}
(* critical section *)
lag1 0
29: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ] ∧ rRIO_{m_ℓ}^ℓ[Γ]}
lag0 1
30: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ] ∧ rRIO_{m_ℓ}^ℓ[Γ]}
w[] latch1 1
31: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ] ∧ rRIO_{m_ℓ}^ℓ[Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}
    
```

Register assignment of the Pythia variable after read event

Inductive invariant

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 latch0 {↔ LO_{j_i}^i}
4: {Γ ∈ Γ ∧ R10 = LO_{j_i}^i ∧ (rRIO_{j_i}^i[Γ] ∨ rRIO_{j_i}^i[Γ])}
while (R10=0) {k_i}
5: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ]}
w[] latch0 0

21: {Γ ∈ Γ}
do {ℓ}
22: {Γ ∈ Γ}
do {m_ℓ}
23: {Γ ∈ Γ}
r[] R11 latch1 {↔ L1_{m_ℓ}^ℓ}
24: {Γ ∈ Γ ∧ R11 = L1_{m_ℓ}^ℓ ∧ (rRIO_{m_ℓ}^ℓ[Γ] ∨ rRIO_{m_ℓ}^ℓ[Γ])}
while (R11=0) {n_ℓ}
25: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ]}
w[] latch1 0

9: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ] ∧ rRIO_{j_i}^i[Γ]}
w[] flag1 0
10: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ] ∧ rRIO_{j_i}^i[Γ]}
w[] latch1 1
11: {Γ ∈ Γ ∧ rRIO_{j_i}^i[Γ] ∧ rRIO_{j_i}^i[Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}


29: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ] ∧ rRIO_{m_ℓ}^ℓ[Γ]}
w[] flag0 1
30: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ] ∧ rRIO_{m_ℓ}^ℓ[Γ]}
w[] latch0 1
31: {Γ ∈ Γ ∧ rRIO_{m_ℓ}^ℓ[Γ] ∧ rRIO_{m_ℓ}^ℓ[Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}
    
```

Possible values of Pythia variables depending on communications

$$rRIO_{j_i}^i[Γ] \triangleq (\text{tf}\langle LO_{j_i}^i, \langle 0; -, 0 \rangle \rangle \in \Gamma \wedge LO_{j_i}^i = 0) \vee (\exists i_5 \in \mathbb{N} . \text{tf}\langle LO_{j_i}^i, \langle 5; i_5, 0 \rangle \rangle \in \Gamma \wedge LO_{j_i}^i = 0)$$


$$rRIO_{j_i}^i[Γ] \triangleq (\exists \ell_{30} \in \mathbb{N} . \text{tf}\langle LO_{j_i}^i, \langle 30; \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge LO_{j_i}^i = 1)$$

Communicated values



- $rRIO_{j_i}^i[Γ] \triangleq (\text{tf}\langle LO_{j_i}^i, \langle 0; -, 0 \rangle \rangle \in \Gamma \wedge LO_{j_i}^i = 0) \vee (\exists i_5 \in \mathbb{N} . \text{tf}\langle LO_{j_i}^i, \langle 5; i_5, 0 \rangle \rangle \in \Gamma \wedge LO_{j_i}^i = 0)$
- $rRIO_{j_i}^i[Γ] \triangleq (\exists \ell_{30} \in \mathbb{N} . \text{tf}\langle LO_{j_i}^i, \langle 30; \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge LO_{j_i}^i = 1)$
- $rRf0^i[Γ] \triangleq (\text{tf}\langle F0^i, \langle 0; -, 0 \rangle \rangle \in \Gamma \wedge F0^i = 0) \vee (\exists i_8 \in \mathbb{N} . \text{tf}\langle F0^i, \langle 8; i_8, 0 \rangle \rangle \in \Gamma \wedge F0^i = 0)$
- $rRf1^ℓ[Γ] \triangleq (\exists \ell_{29} \in \mathbb{N} . \text{tf}\langle F0^i, \langle 29; \ell_{29}, 1 \rangle \rangle \in \Gamma \wedge F0^i = 1)$
- $rRIO_{m_ℓ}^ℓ[Γ] \triangleq (\exists \ell_{25} \in \mathbb{N} . \text{tf}\langle L1_{m_ℓ}^ℓ, \langle 25; \ell_{25}, 0 \rangle \rangle \in \Gamma \wedge L1_{m_ℓ}^ℓ = 0)$
- $rRIO_{m_ℓ}^ℓ[Γ] \triangleq (\text{tf}\langle L1_{m_ℓ}^ℓ, \langle 0; -, 1 \rangle \rangle \in \Gamma \wedge L1_{m_ℓ}^ℓ = 1) \vee (\exists i_{10} \in \mathbb{N} . \text{tf}\langle L1_{m_ℓ}^ℓ, \langle 10; i_{10}, 1 \rangle \rangle \in \Gamma \wedge L1_{m_ℓ}^ℓ = 1)$
- $rRf1^ℓ[Γ] \triangleq (\exists m_{28} \in \mathbb{N} . \text{tf}\langle F1^ℓ, \langle 28; m_{28}, 0 \rangle \rangle \in \Gamma \wedge F1^ℓ = 0)$
- $rRf1^ℓ[Γ] \triangleq (\text{tf}\langle F1^ℓ, \langle 0; -, 1 \rangle \rangle \in \Gamma \wedge F1^ℓ = 1) \vee (\exists i_9 \in \mathbb{N} . \text{tf}\langle F1^ℓ, \langle 9; i_9, 1 \rangle \rangle \in \Gamma \wedge F1^ℓ = 1)$

Communication specification



Calculational design of the communication specification

$$\begin{aligned}
 & (\neg S_{inv}(\Gamma, \Gamma)) \wedge S_{ind}(\Gamma, \Gamma) \\
 \triangleq & \text{at}\{8\} \wedge \text{at}\{28\} \wedge S_{ind}(\Gamma, \Gamma) \quad \{ \text{def. invariance specification } S_{inv} \} \\
 \Rightarrow & \text{at}\{8\} \wedge \text{at}\{28\} \wedge (\exists i, k_i, \ell, n_\ell \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rIRI0}_{k_i}^i[\Gamma] \wedge \\
 & \text{rIRf0}^i[\Gamma] \wedge \text{rIRI1}_{n_\ell}^\ell[\Gamma] \wedge \text{rIRf1}^\ell[\Gamma]) \quad \{ \text{by invariant } S_{ind}(\Gamma, \Gamma) \} \\
 \Rightarrow & \text{at}\{8\} \wedge \text{at}\{28\} \wedge (\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29} \in \mathbb{N} . \Gamma \in \Gamma \wedge (\text{tf}\langle LO_{k_i}^i, \\
 & \langle 30:, \ell_{30}, 1 \rangle \in \Gamma \wedge (\text{tf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle L1_{n_\ell}^\ell, \\
 & \langle 0:, \dots, 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle F1^\ell, \langle 0:, \dots, 1 \rangle \rangle \in \Gamma) \vee \\
 & (\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge (\text{tf}\langle LO_{k_i}^i, \langle 30:, \ell_{30}, \\
 & 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle L1_{n_\ell}^\ell, \langle 0:, \dots, \\
 & 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma) \vee \\
 & (\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_{10} \in \mathbb{N} . \Gamma \in \Gamma \wedge (\text{tf}\langle LO_{k_i}^i, \langle 30:, \ell_{30}, \\
 & 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, \\
 & 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle F1^\ell, \langle 0:, \dots, 1 \rangle \rangle \in \Gamma) \vee \\
 & (\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_{10}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge (\text{tf}\langle LO_{k_i}^i, \langle 30:, \ell_{30}, \\
 & 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, \\
 & 1 \rangle \rangle \in \Gamma) \wedge (\text{tf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)) \\
 & \quad \{ \text{def. rIRI0}_{k_i}^i[\Gamma], \text{rIRf0}^i[\Gamma], \text{rIRI1}_{n_\ell}^\ell[\Gamma], \text{and rIRf1}^\ell[\Gamma], \text{tf}\langle x_\theta, \\
 & \quad \langle \ell:, \theta', v \rangle \rangle \text{ implies that } x_\theta = v, A \wedge (B \vee C) = (A \wedge B) \vee \\
 & \quad (A \wedge C), \exists \text{ distributes over } \vee, \text{ and } (\exists x . A(x)) \wedge B = \exists x . \\
 & \quad (A(x) \wedge B) \text{ when } x \text{ is not free in } B \} \\
 \Rightarrow & \text{at}\{8\} \wedge \text{at}\{28\} \wedge (\neg S_{com_1}(\Gamma, \Gamma) \vee \neg S_{com_2}(\Gamma, \Gamma) \vee \neg S_{com_3}(\Gamma, \Gamma) \vee \\
 & \neg S_{com_4}(\Gamma, \Gamma)) \\
 \Rightarrow & \neg S_{com}(\Gamma, \Gamma)
 \end{aligned}$$

Calculational design of the communication specification

• where

$$S_{com}(\Gamma, \bar{\Gamma}) \triangleq (\text{at}\{8\} \wedge \text{at}\{28\}) \implies (S_{com_1}(\Gamma, \bar{\Gamma}) \wedge S_{com_2}(\Gamma, \bar{\Gamma}) \wedge S_{com_3}(\Gamma, \bar{\Gamma}) \wedge S_{com_4}(\Gamma, \bar{\Gamma}))$$

$$S_{com_1} \triangleq \neg(\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29} \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{tf}\langle LO_{k_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle L1_{n_\ell}^\ell, \langle 0:, \dots, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle F1^\ell, \langle 0:, \dots, 1 \rangle \rangle \in \Gamma)$$

$$S_{com_2} \triangleq \neg(\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{tf}\langle LO_{k_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle L1_{n_\ell}^\ell, \langle 0:, \dots, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)$$

$$S_{com_3} \triangleq \neg(\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_{10} \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{tf}\langle LO_{k_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle F1^\ell, \langle 0:, \dots, 1 \rangle \rangle \in \Gamma)$$

$$S_{com_4} \triangleq \neg(\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_{10}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{tf}\langle LO_{k_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge \text{tf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)$$

- This proves S_{com} sufficient for correctness
- Counter-examples prove S_{com} necessary $\implies S_{com}$ is the **weakest WCM requirement for correctness**

Example of counter-example to S_{com_1}

<pre> 0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; 1: do {i} 2: do {j_i} 3: r[] Rl0 latch0 {↔ L0_{j_i}^i} 4: 5: while (Rl0=0) {k_i} 6: w[] latch0 0 7: r[] Rf0 flag0 {↔ F0^i} 8: if (Rf0≠0) then 9: (* critical section *) 10: w[] flag0 0 11: w[] flag1 1 12: w[] latch1 1 13: fi 14: while true 15: fi </pre>	<pre> 21: do {ℓ} 22: do {m_ℓ} 23: r[] Rl1 latch1 {↔ L1_{m_ℓ}^ℓ} 24: 25: while (Rl1=0) {n_ℓ} 26: w[] latch1 0 27: r[] Rf1 flag1 {↔ F1^ℓ} 28: if (Rf1≠0) then 29: (* critical section *) 30: w[] flag1 0 31: w[] flag0 1 32: w[] latch0 1 33: fi 34: while true 35: fi </pre>
--	--


cut

Proof of mutual exclusion

- S_{com} implies mutual exclusion (for any Γ)

$$\begin{aligned}
 & (\neg S_{inv}(\Gamma, \Gamma) \wedge S_{ind}(\Gamma, \Gamma)) \implies \neg(S_{com}(\Gamma, \Gamma)) \\
 \implies & S_{com}(\Gamma, \Gamma) \implies (S_{inv}(\Gamma, \Gamma) \vee \neg S_{ind}(\Gamma, \Gamma)) \quad \{ \text{contraposition} \} \\
 \implies & S_{com}(\Gamma, \Gamma) \implies (S_{ind}(\Gamma, \Gamma) \implies S_{inv}(\Gamma, \Gamma)) \quad \{ \text{implication} \} \\
 \implies & (S_{com}(\Gamma, \Gamma) \wedge S_{ind}(\Gamma, \Gamma)) \implies S_{inv}(\Gamma, \Gamma) \quad \{ \text{implication} \} \\
 \implies & S_{com}(\Gamma, \bar{\Gamma}) \implies S_{inv}(\Gamma, \bar{\Gamma}) \quad \{ \text{since } S_{com}(\Gamma, \bar{\Gamma}) \implies S_{ind}(\Gamma, \bar{\Gamma}) \}
 \end{aligned}$$

Conditional invariance proof



Sequential proof $\ell = \kappa$ and $p = q$

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 lat
while (R10=0)
4: {Γ ∈ Γ ∧ R10}
while (R10=0)
5: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ]}
w[] latch0 0
6: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ]}
r[] Rf0 flag0 {~ F0^i}
7: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ Rf0 = F0^i
   ∧ (rORf0^i[Γ] ∨ rIRf0^i[Γ])}
if (Rf0≠0) then
8: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
(* critical section *)
w[] flag0 0
9: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
w[] flag1 1
10: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
w[] latch1 1
11: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}

|| 21: {Γ ∈ Γ}
25: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ]}
w[] latch1 0
26: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ]}
r[] Rf1 flag1 {~ F1^e}
27: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ Rf1 = F1^e
   ∧ (rORf1^e[Γ] ∨ rIRf1^e[Γ])}
if (Rf1≠0) then
28: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
(* critical section *)
w[] flag1 0
29: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
w[] flag0 1
30: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
w[] latch0 1
31: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}
    
```

For a **read instruction** $\kappa : r[ts] \text{ R x } \kappa'$: (read)

$\text{PRE}_{p,r}^{\ell,\kappa}[\theta_r, \rho_r, \nu_r, \text{rf}] \wedge \text{rf}[\text{w}(\langle q, \ell', \text{w}[ts] \text{ x } r\text{-value}, \theta' \rangle, v), \text{r}(\langle r, \ell, r[ts] \text{ R x}, \theta_r \rangle, \text{x}\theta_r)] \in \text{rf}$

$\Rightarrow \text{POST}_{p,r}^{\ell,\kappa'}[\rho_r \leftarrow \rho_r[\text{R} := \text{x}\theta_r], \nu_r \leftarrow \nu_r[\text{x}\theta_r := v]]$

Sequential proof $\ell = \kappa$ and $p = q$

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 lat
while (R10=0)
4: {Γ ∈ Γ ∧ R10}
while (R10=0)
5: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ]}
w[] latch0 0
6: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ]}
r[] Rf0 flag0 {~ F0^i}
7: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ Rf0 = F0^i
   ∧ (rORf0^i[Γ] ∨ rIRf0^i[Γ])}
if (Rf0≠0) then
8: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
(* critical section *)
w[] flag0 0
9: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
w[] flag1 1
10: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
w[] latch1 1
11: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}

|| 21: {Γ ∈ Γ}
do {l}
22: {Γ ∈ Γ}
do {m_l}
26: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ]}
r[] Rf1 flag1 {~ F1^e}
27: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ Rf1 = F1^e
   ∧ (rORf1^e[Γ] ∨ rIRf1^e[Γ])}
if (Rf1≠0) then
28: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
(* critical section *)
w[] flag1 0
29: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
w[] flag0 1
30: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
w[] latch0 1
31: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}
    
```

For a **test instruction** $\kappa : b[ts] \text{ operation } l_t \kappa'$: (test)

$\text{PRE}_{p,r}^{\ell,\kappa}[\rho_r, \nu_r] \wedge \text{sat}(E[\text{operation}])(\rho_r, \nu_r) \neq 0 \Rightarrow \text{POST}_{p,r}^{\ell,l_t}[\rho_r, \nu_r]$

$\text{PRE}_{p,r}^{\ell,\kappa}[\rho_r, \nu_r] \wedge \text{sat}(E[\text{operation}])(\rho_r, \nu_r) = 0 \Rightarrow \text{POST}_{p,r}^{\ell,\kappa'}[\rho_r, \nu_r]$

Sequential proof $\ell = \kappa$ and $p = q$

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 latch0 {~ L0^i_j}
while (R10=0)
4: {Γ ∈ Γ ∧ R10 = L0^i_j ∧ (rORf0^i[Γ] ∨ rIRf0^i[Γ])}
while (R10=0)
5: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ]}
w[] latch0 0
6: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ]}
r[] Rf0 flag0 {~ F0^i}
7: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ Rf0 = F0^i
   ∧ (rORf0^i[Γ] ∨ rIRf0^i[Γ])}
if (Rf0≠0) then
8: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
(* critical section *)
w[] flag0 0
9: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
w[] flag1 1
10: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
w[] latch1 1
11: {Γ ∈ Γ ∧ rIRIO_k_i^e[Γ] ∧ rIRf0^i[Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}

|| 21: {Γ ∈ Γ}
do {l}
22: {Γ ∈ Γ}
do {m_l}
23: {Γ ∈ Γ}
r[] R11 latch1 {~ L1^e_m_l}
24: {Γ ∈ Γ ∧ R11 = L1^e_m_l ∧ (rORf1^e[Γ] ∨ rIRf1^e[Γ])}
while (R11=0)
25: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ]}
w[] latch1 0
26: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ]}
r[] Rf1 flag1 {~ F1^e}
27: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ Rf1 = F1^e
   ∧ (rORf1^e[Γ] ∨ rIRf1^e[Γ])}
if (Rf1≠0) then
28: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
(* critical section *)
w[] flag1 0
29: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
w[] flag0 1
30: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
w[] latch0 1
31: {Γ ∈ Γ ∧ rIRII_k_e^e[Γ] ∧ rIRf1^e[Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}
    
```

For local side-effect free **marker instructions** $\kappa : \text{instr } \kappa'$ where $\text{instr} = f[ts] [L_1^0 \dots L_1^m] \{L_2^0 \dots L_2^q\}$, $\text{w}[ts] \text{ x } r\text{-value}$, $\text{beginrmw}[ts] \text{ x}, \text{endrmw}[ts] \text{ x}$: (marker)

$\text{PRE}_{p,r}^{\ell,\kappa} \Rightarrow \text{POST}_{p,r}^{\ell,\kappa'}$

Non-interference proof

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }

```

1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 latch0 {~ L0}
4: {Γ ∈ Γ ∧ R10 = L0^i_s ∧ (r
while (R10=0) {k_i}
5: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ]}
w[] latch0 0
6: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ]}
r[] Rf0 flag0 {~ F0^i}
7: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ Rf0 = F0^i
  ∧ (rORf0^i [Γ] ∨ rIRf0^i [Γ])}
if (Rf0≠0) then
8: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
(* critical section *)
w[] flag0 0
9: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
w[] flag1 1
10: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
w[] latch1 1
11: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}

```

The local invariants of process p depend only on Γ and local registers or Pythia variables unchanged by a step in the other process

```

26: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ]}
r[] Rf1 flag1 {~ F1^i}
27: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ Rf1 = F1^i
  ∧ (rORf1^i [Γ] ∨ rIRf1^i [Γ])}
if (Rf1≠0) then
28: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
(* critical section *)
w[] flag1 0
29: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
w[] flag0 1
30: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
w[] latch0 1
31: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}

```

Communication proof

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }

```

1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 latch0 {~ L0}
4: {Γ ∈ Γ ∧ R10 = L0^i_s ∧ (r
while (R10=0) {k_i}
5: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ]}
w[] latch0 0
6: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ]}
r[] Rf0 flag0 {~ F0^i}
7: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ Rf0 = F0^i
  ∧ (rORf0^i [Γ] ∨ rIRf0^i [Γ])}
if (Rf0≠0) then
8: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
(* critical section *)
w[] flag0 0
9: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
w[] flag1 1
10: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
w[] latch1 1
11: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}

```

• **Communication condition**
 $COM_p^\ell[r] \triangleq S_{ind_p}(\ell)[r] \wedge S_{comp}(\ell)[r]$
 • A read event can read from only one write event.
 $COM_p^\ell[r] \wedge rf[r, w_1] \in rf \wedge rf[r, w_2] \in rf \Rightarrow w_1 = w_2$ (singleness)

```

26: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ]}
r[] Rf1 flag1 {~ F1^i}
27: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ Rf1 = F1^i
  ∧ (rORf1^i [Γ] ∨ rIRf1^i [Γ])}
if (Rf1≠0) then
28: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
(* critical section *)
w[] flag1 0
29: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
w[] flag0 1
30: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
w[] latch0 1
31: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}

```

Communication proof

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }

```

1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 latch0 {~ L0}
4: {Γ ∈ Γ ∧ R10 = L0^i_s ∧ (r
while (R10=0) {k_i}
5: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ]}
w[] latch0 0
6: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ]}
r[] Rf0 flag0 {~ F0^i}
7: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ Rf0 = F0^i
  ∧ (rORf0^i [Γ] ∨ rIRf0^i [Γ])}
if (Rf0≠0) then
8: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
(* critical section *)
w[] flag0 0
9: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
w[] flag1 1
10: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
w[] latch1 1
11: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}

```

• All process read instructions $\ell : r[ts] R x \ell'$ must read either from an initial or a reachable program write, allowed by the communication hypothesis ($\exists P[X_1, \dots, X_m]$ means that all free variables in $COM_p^\ell[\theta_p, rf] \wedge rf \neq \emptyset \Rightarrow \exists rf[\langle q, \ell_q, w[ts] x r\text{-value}, \theta' \rangle, v],$
 $\tau(\langle p, \ell, r[ts] R x, \theta_p, x_{\theta_p} \rangle) \in rf$. (satisfaction)
 $((q \in \mathbb{P} \wedge \exists PRE_q^{\ell_q}[\theta_q \leftarrow \theta', rf]) \vee (q = \text{start} \wedge v = 0))$.

```

26: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ]}
r[] Rf1 flag1 {~ F1^i}
27: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ Rf1 = F1^i
  ∧ (rORf1^i [Γ] ∨ rIRf1^i [Γ])}
if (Rf1≠0) then
28: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
(* critical section *)
w[] flag1 0
29: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
w[] flag0 1
30: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
w[] latch0 1
31: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}

```

$rORf0^i[\Gamma] \triangleq (\tau \langle F0^i, \langle 0, \cdot, \cdot \rangle \rangle \in \Gamma \wedge F0^i = 0) \vee (\exists i_8 \in \mathbb{N} . \tau \langle F0^i, \langle 8, \cdot, \cdot \rangle \rangle \in \Gamma \wedge F0^i = 0)$
 $rIRf0^i[\Gamma] \triangleq (\exists \ell_{29} \in \mathbb{N} . \tau \langle F0^i, \langle 29, \cdot, 1 \rangle \rangle \in \Gamma \wedge F0^i = 1)$

Communication proof

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }

```

1: {Γ ∈ Γ}
do {i}
2: {Γ ∈ Γ}
do {j_i}
3: {Γ ∈ Γ}
r[] R10 latch0 {~ L0}
4: {Γ ∈ Γ ∧ R10 = L0^i_s ∧ (r
while (R10=0) {k_i}
5: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ]}
w[] latch0 0
6: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ]}
r[] Rf0 flag0 {~ F0^i}
7: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ Rf0 = F0^i
  ∧ (rORf0^i [Γ] ∨ rIRf0^i [Γ])}
if (Rf0≠0) then
8: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
(* critical section *)
w[] flag0 0
9: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
w[] flag1 1
10: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
w[] latch1 1
11: {Γ ∈ Γ ∧ rIRIO^i_k_i [Γ] ∧ rIRf0^i [Γ]}
fi
12: {Γ ∈ Γ}
while true
13: {false}

```

• The values v allowed to be read by the communication hypothesis must originate from reachable program write instructions $\ell' : w[ts] x r\text{-value} \ell'$:
 $\forall rf . \forall rf[\langle q, \ell_q, w[ts] x r\text{-value}, \theta_p \rangle, v, r] \in rf$ (match)
 $COM_p^\ell[\theta_q, \rho_q, \nu_q, rf] \Rightarrow v = E[r\text{-value}](\rho_q, \nu_q)$


```

26: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ]}
r[] Rf1 flag1 {~ F1^i}
27: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ Rf1 = F1^i
  ∧ (rORf1^i [Γ] ∨ rIRf1^i [Γ])}
if (Rf1≠0) then
28: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
(* critical section *)
w[] flag1 0
29: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
w[] flag0 1
30: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
w[] latch0 1
31: {Γ ∈ Γ ∧ rIRII^i_k_i [Γ] ∧ rIRf1^i [Γ]}
fi
32: {Γ ∈ Γ}
while true
33: {false}

```

$rORf0^i[\Gamma] \triangleq (\tau \langle F0^i, \langle 0, \cdot, \cdot \rangle \rangle \in \Gamma \wedge F0^i = 0) \vee (\exists i_8 \in \mathbb{N} . \tau \langle F0^i, \langle 8, \cdot, \cdot \rangle \rangle \in \Gamma \wedge F0^i = 0)$
 $rIRf0^i[\Gamma] \triangleq (\exists \ell_{29} \in \mathbb{N} . \tau \langle F0^i, \langle 29, \cdot, 1 \rangle \rangle \in \Gamma \wedge F0^i = 1)$

Inclusion proof



Method

- The communication specification is

$$S_{com}(\Gamma, \bar{\Gamma}) \triangleq (\text{at}\{8\} \wedge \text{at}\{28\}) \implies (S_{com_1}(\Gamma, \bar{\Gamma}) \wedge S_{com_2}(\Gamma, \bar{\Gamma}) \wedge S_{com_3}(\Gamma, \bar{\Gamma}) \wedge S_{com_4}(\Gamma, \bar{\Gamma}))$$

- The consistency specification must satisfy

$$H_{com}(\Gamma, \bar{\Gamma}) \implies S_{com}(\Gamma, \bar{\Gamma}) \quad \text{i.e.} \quad \neg S_{com}(\Gamma, \bar{\Gamma}) \implies \neg H_{com}(\Gamma, \bar{\Gamma})$$

- So the design of $H_{com}(\Gamma, \bar{\Gamma})$ must forbid the erroneous communications specified by the communication specification

$$(\text{at}\{8\} \wedge \text{at}\{28\} \wedge \bigvee_{i=1}^4 \neg S_{com_i}(\Gamma, \bar{\Gamma})) \implies \bigvee_{i=1}^4 \neg H_{com_i}(\Gamma, \bar{\Gamma})$$

$$S_{com_1} \triangleq \neg(\exists i, k_i, l, n_\ell, l_{30}, l_{29} \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma)$$

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: do {i} 2: do {j_i} 3: r[] Rl0 latch0 {↔ L0_{j_i}^i} 4: while (Rl0=0) {k_i} 5: w[] latch0 0 6: r[] Rf0 flag0 {↔ F0^i} 7: if (Rf0≠0) then 8: (* critical section *) 9: w[] flag0 0 10: w[] flag1 1 11: w[] latch1 1 12: while true 13: </pre>	<pre> 21: do {l} 22: do {m_\ell} 23: r[] Rl1 latch1 {↔ L1_{m_\ell}^\ell} 24: while (Rl1=0) {n_\ell} 25: w[] latch1 0 26: r[] Rf1 flag1 {↔ F1^\ell} 27: if (Rf1≠0) then 28: (* critical section *) 29: w[] flag1 0 30: w[] latch0 1 31: fi 32: while true 33: </pre>
---	---

cut

no prophecy beyond cut during execution

$$S_{com_2} \triangleq \neg(\exists i, k_i, l, n_\ell, l_{30}, l_{29}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)$$

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: do {i} 2: do {j_i} 3: r[] Rl0 latch0 {↔ L0_{j_i}^i} 4: while (Rl0=0) {k_i} 5: w[] latch0 0 6: r[] Rf0 flag0 {↔ F0^i} 7: if (Rf0≠0) then 8: (* critical section *) 9: w[] flag0 0 10: w[] flag1 1 11: w[] latch1 1 12: while true 13: </pre>	<pre> 21: do {l} 22: do {m_\ell} 23: r[] Rl1 latch1 {↔ L1_{m_\ell}^\ell} 24: while (Rl1=0) {n_\ell} 25: w[] latch1 0 26: r[] Rf1 flag1 {↔ F1^\ell} 27: if (Rf1≠0) then 28: (* critical section *) 29: w[] flag1 0 30: w[] latch0 1 31: fi 32: while true 33: </pre>
---	---

cut

no prophecy beyond cut during execution

$$S_{com_3} \triangleq \neg(\exists i, k_i, l, n_\ell, l_{30}, l_{29}, i_{10} \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma)$$

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 {↔ L0_{j_i}^i}
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 {↔ F0^i}
7:     if (Rf0≠0) then
8:       (* critical section *)
9:         w[] flag0 0
10:        w[] flag1 1
11:        w[] latch1 1
12:      fi
13:   fi
14: while true

21: do {l}
22:   do {m_ℓ}
23:     r[] Rl1 latch1 {↔ L1_{m_ℓ}^ℓ}
24:     while (Rl1=0) {n_ℓ}
25:     w[] latch1 0
26:     r[] Rf1 flag1 {↔ F1^ℓ}
27:     if (Rf1≠0) then
28:       (* critical section *)
29:         w[] flag0 1
30:         w[] latch0 1
31:       fi
32:     while true
33:   fi

```

no prophecy beyond cut during execution

$$S_{com_4} \triangleq \neg(\exists i, k_i, l, n_\ell, l_{30}, l_{29}, i_{10}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)$$

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 {↔ L0_{j_i}^i}
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 {↔ F0^i}
7:     if (Rf0≠0) then
8:       (* critical section *)
9:         w[] flag0 0
10:        w[] flag1 1
11:        w[] latch1 1
12:      fi
13:   fi
14: while true


21: do {l}
22:   do {m_ℓ}
23:     r[] Rl1 latch1 {↔ L1_{m_ℓ}^ℓ}
24:     while (Rl1=0) {n_ℓ}
25:     w[] latch1 0
26:     r[] Rf1 flag1 {↔ F1^ℓ}
27:     if (Rf1≠0) then
28:       (* critical section *)
29:         w[] flag0 1
30:         w[] latch0 1
31:       fi
32:     while true
33:   fi

```

no prophecy beyond cut during execution

Conclusion on mutual exclusion

- PostgreSQL is correct on architectures satisfying the "no prophecy beyond cut during execution" property



- Intuition on necessity: when waiting for a spinlock, you should look at its current value, not at later ones!

in cat

- A static condition to impose a dynamic condition:

```


0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 {↔ L0_{j_i}^i}
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 {↔ F0^i}
7:     if (Rf0≠0) then
8:       f[cut]
9:       (* critical section *)
10:      w[] flag0 0
11:      w[] flag1 1
12:      w[] latch1 1
13:     fi
14: while true

21: do {l}
22:   do {m_ℓ}
23:     r[] Rl1 latch1 {↔ L1_{m_ℓ}^ℓ}
24:     while (Rl1=0) {n_ℓ}
25:     w[] latch1 0
26:     r[] Rf1 flag1 {↔ F1^ℓ}
27:     if (Rf1≠0) then
28:       f[cut]
29:       (* critical section *)
30:      w[] flag0 1
31:      w[] latch0 1
32:     while true
33:   fi

```

enum fences = 'cut
instructions F[{'cut'}]
let cut = (tag2events('cut') * tag2events('cut')) & ext
irreflexive rf; po; cut; po


Prevents valid executions



Non-starvation

Difference with Lamport/Owicki-Gries

- The communications in L/O-G are fixed in the semantics (SC) for all executions:




- ⇒ entangled with the verification conditions
- ⇒ impossible to reason on **one execution trace only**

Reasoning on only one execution

- An execution is entirely determined by its read-from relation rf
- The verification conditions depend on a set Γ of verification conditions
- By choosing $\Gamma = \{rf\}$, we can reason on this execution
- This execution satisfies the inductive invariant $S_{ind}(\{rf\})$
- To prove that this execution is impossible it is sufficient to prove that $S_{ind}(\{rf\})$ cannot hold (according to the verification conditions)
- Since the method is sound, if the verification conditions are not satisfied, the execution is excluded by the semantics

9 cases of starvation



(I) Both processes starve in spin loops

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {true} do {i}
2: {true} do {j_i}
3: {true} r[] Rl0 latch0 {~ L0^i}
4: {Rl0 = L0^i_1 ∧ (rORl0^i_1 [Γ_r] ∨ r1Rl0^i_1 [Γ_r])}
   while (Rl0=0) {k_i}
5: {r1Rl0^i_1 [Γ_r]} w[] latch0 0
6: {r1Rl0^i_1 [Γ_r]}
   r[] Rf0 flag0 {~ F0^i}
7: {r1Rl0^i_1 [Γ_r] ∧ Rf0 = F0^i ∧ (rORf0^i [Γ_r] ∨ r1Rf0^i [Γ_r])}
   if (Rf0≠0) then
8: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]}
   (* critical section *)
9: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]} w[] flag0 0
10: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]} w[] flag1 1
11: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]}
   fi
12: {true} while true
13: {false}

21: {true} do {l}
22: {true} do {m_l}
23: {true} r[] Rl1 latch1 {~ L1^m_l}
24: {Rl1 = L1^m_l_1 ∧ (rORl1^m_l_1 [Γ_r] ∨ r1Rl1^m_l_1 [Γ_r])}
   while (Rl1=0) {n_l}
25: {r1Rl1^m_l_1 [Γ_r]} w[] latch1 0
26: {r1Rl1^m_l_1 [Γ_r]}
   r[] Rf1 flag1 {~ F1^l}
27: {r1Rl1^m_l_1 [Γ_r] ∧ Rf1 = F1^l ∧ (rORf1^l [Γ_r] ∨ r1Rf1^l [Γ_r])}
   if (Rf1≠0) then
28: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]}
   (* critical section *)
29: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]} w[] flag0 1
30: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]} w[] latch0 1
31: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]}
   fi
32: {true} while true
33: {false}
    
```

- let rf be the communication for such a trace (encoded in Γ_{rf})
- invariant false after both spin loops
- so latch1 in 23: can only be read from initialization
- so latch1 is 1 not 0, a contradiction

(2) Both processes never enter their critical section

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {true} do {i}
2: {true} do {j_i}
3: {true} r[] Rl0 latch0 {~ L0^i}
4: {Rl0 = L0^i_1 ∧ (rORl0^i_1 [Γ_r] ∨ r1Rl0^i_1 [Γ_r])}
   while (Rl0=0) {k_i}
5: {r1Rl0^i_1 [Γ_r]} w[] latch0 0
6: {r1Rl0^i_1 [Γ_r]}
   r[] Rf0 flag0 {~ F0^i}
7: {r1Rl0^i_1 [Γ_r] ∧ Rf0 = F0^i ∧ (rORf0^i [Γ_r] ∨ r1Rf0^i [Γ_r])}
   if (Rf0≠0) then
8: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]}
   (* critical section *)
9: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]} w[] flag0 0
10: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]} w[] flag1 1
11: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]}
   fi
12: {true} while true
13: {false}

22: {true} do {l}
23: {true} do {m_l}
24: {Rl1 = L1^m_l_1 ∧ (rORl1^m_l_1 [Γ_r] ∨ r1Rl1^m_l_1 [Γ_r])}
   while (Rl1=0) {n_l}
25: {r1Rl1^m_l_1 [Γ_r]} w[] latch1 0
26: {r1Rl1^m_l_1 [Γ_r]}
   r[] Rf1 flag1 {~ F1^l}
27: {r1Rl1^m_l_1 [Γ_r] ∧ Rf1 = F1^l ∧ (rORf1^l [Γ_r] ∨ r1Rf1^l [Γ_r])}
   if (Rf1≠0) then
28: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]}
   (* critical section *)
29: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]} w[] flag0 1
30: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]} w[] latch0 1
31: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]}
   fi
32: {true} while true
33: {false}
    
```

- let rf be the communication for such a trace (encoded in Γ_{rf})

(2) Both processes never enter their critical section

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {true} do {i}
2: {true} do {j_i}
3: {true} r[] Rl0 latch0 {~ L0^i}
4: {Rl0 = L0^i_1 ∧ (rORl0^i_1 [Γ_r] ∨ r1Rl0^i_1 [Γ_r])}
   while (Rl0=0) {k_i}
5: {r1Rl0^i_1 [Γ_r]} w[] latch0 0
6: {r1Rl0^i_1 [Γ_r]}
   r[] Rf0 flag0 {~ F0^i}
7: {r1Rl0^i_1 [Γ_r] ∧ Rf0 = F0^i ∧ (rORf0^i [Γ_r] ∨ r1Rf0^i [Γ_r])}
   if (Rf0≠0) then
8: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]}
   (* critical section *)
9: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]} w[] flag0 0
10: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]} w[] flag1 1
11: {r1Rl0^i_1 [Γ_r] ∧ r1Rf0^i [Γ_r]}
   fi
12: {true} while true
13: {false}

21: {true} do {l}
22: {true} do {m_l}
23: {true} r[] Rl1 latch1 {~ L1^m_l}
24: {Rl1 = L1^m_l_1 ∧ (rORl1^m_l_1 [Γ_r] ∨ r1Rl1^m_l_1 [Γ_r])}
   while (Rl1=0) {n_l}
25: {r1Rl1^m_l_1 [Γ_r]} w[] latch1 0
26: {r1Rl1^m_l_1 [Γ_r]}
   r[] Rf1 flag1 {~ F1^l}
27: {r1Rl1^m_l_1 [Γ_r] ∧ Rf1 = F1^l ∧ (rORf1^l [Γ_r] ∨ r1Rf1^l [Γ_r])}
   if (Rf1≠0) then
28: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]}
   (* critical section *)
29: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]} w[] flag0 1
30: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]} w[] latch0 1
31: {r1Rl1^m_l_1 [Γ_r] ∧ r1Rf1^l [Γ_r]}
   fi
32: {true} while true
33: {false}
    
```

- let rf be the communication for such a trace (encoded in Γ_{rf})
- the invariant inside critical sections must be false

(2) Both processes never enter their critical section

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: {true}
   do {i}
2:   {true}
   do {j_i}
3:     {true}
   r[] Rl0 latch0 {~ L0^i_{j_i}}
4:     {Rl0 = L0^i_{j_i} ∧
      (rORl0^i_{j_i}[Γ_r] ∨ r1Rl0^i_{j_i}[Γ_r])}
   while (Rl0=0) {k_i}
5:     {r1Rl0^i_{k_i}[Γ_r]}
   w[] latch0 0
6:     {r1Rl0^i_{k_i}[Γ_r]}
   r[] Rf0 flag0 {~ F0^i}
7:     {r1Rl0^i_{k_i}[Γ_r] ∧ Rf0 = F0^i ∧
      (rORRf0^i[Γ_r] ∨ r1Rf0^i[Γ_r])}
   if (Rf0≠0) then
8:     {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
      (* critical section *)
   w[] flag0 0
9:     {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   w[] flag1 1
10:    {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   w[] latch1 1
11:    {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   fi
12: {true}
   while true
13: {false}
  
```

- let rf be the communication for such a trace (encoded in Γ_{rf})
- the invariant inside critical sections must be false
- tests (Rf0≠0) and (Rf1≠0) must be false (written ~~xxx~~)

(2) Both processes never enter their critical section

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: {true}
   do {i}
2:   {true}
   do {j_i}
3:     {true}
   r[] Rl0 latch0 {~ L0^i_{j_i}}
4:     {Rl0 = L0^i_{j_i} ∧
      (rORl0^i_{j_i}[Γ_r] ∨ r1Rl0^i_{j_i}[Γ_r])}
   while (Rl0=0) {k_i}
5:     {r1Rl0^i_{k_i}[Γ_r]}
   w[] latch0 0
6:     {r1Rl0^i_{k_i}[Γ_r]}
   r[] Rf0 flag0 {~ F0^i}
7:     {r1Rl0^i_{k_i}[Γ_r] ∧ Rf0 = F0^i ∧
      (rORRf0^i[Γ_r] ∨ r1Rf0^i[Γ_r])}
   if (Rf0≠0) then
8:     {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
      (* critical section *)
   w[] flag0 0
9:     {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   w[] flag1 1
10:    {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   w[] latch1 1
11:    {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   fi
12: {true}
   while true
13: {false}
  
```

- let rf be the communication for such a trace (encoded in Γ_{rf})
- the invariant inside critical sections must be false
- tests (Rf0≠0) and (Rf1≠0) must be false (written ~~xxx~~)
- so read of Rf0 and Rf1 is 0 from a reachable write

(2) Both processes never enter their critical section

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: {true}
   do {i}
2:   {true}
   do {j_i}
3:     {true}
   r[] Rl0 latch0 {~ L0^i_{j_i}}
4:     {Rl0 = L0^i_{j_i} ∧
      (rORl0^i_{j_i}[Γ_r] ∨ r1Rl0^i_{j_i}[Γ_r])}
   while (Rl0=0) {k_i}
5:     {r1Rl0^i_{k_i}[Γ_r]}
   w[] latch0 0
6:     {r1Rl0^i_{k_i}[Γ_r]}
   r[] Rf0 flag0 {~ F0^i}
7:     {r1Rl0^i_{k_i}[Γ_r] ∧ Rf0 = F0^i ∧
      (rORRf0^i[Γ_r] ∨ r1Rf0^i[Γ_r])}
   if (Rf0≠0) then
8:     {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
      (* critical section *)
   w[] flag0 0
9:     {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   w[] flag1 1
10:    {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   w[] latch1 1
11:    {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   fi
12: {true}
   while true
13: {false}
  
```

- let rf be the communication for such a trace (encoded in Γ_{rf})
- the invariant inside critical sections must be false
- tests (Rf0≠0) and (Rf1≠0) must be false (written ~~xxx~~)
- so read of Rf0 and Rf1 is 0 from a reachable write
- impossible for Rf1 so loop 23 —24 is never exited

⇒ we are in case (3), P1 stuck in spin loop

(3) Process P1 stuck in spin loop (no hypothesis on P0)

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: {true}
   do {i}
2:   {true}
   do {j_i}
3:     {true}
   r[] Rl0 latch0 {~ L0^i_{j_i}}
4:     {Rl0 = L0^i_{j_i} ∧
      (rORl0^i_{j_i}[Γ_r] ∨ r1Rl0^i_{j_i}[Γ_r])}
   while (Rl0=0) {k_i}
5:     {r1Rl0^i_{k_i}[Γ_r]}
   w[] latch0 0
6:     {r1Rl0^i_{k_i}[Γ_r]}
   r[] Rf0 flag0 {~ F0^i}
7:     {r1Rl0^i_{k_i}[Γ_r] ∧ Rf0 = F0^i ∧
      (rORRf0^i[Γ_r] ∨ r1Rf0^i[Γ_r])}
   if (Rf0≠0) then
8:     {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
      (* critical section *)
   w[] flag0 0
9:     {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   w[] flag1 1
10:    {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   w[] latch1 1
11:    {r1Rl0^i_{k_i}[Γ_r] ∧ r1Rf0^i[Γ_r]}
   fi
12: {true}
   while true
13: {false}
  
```

- let rf be the communication for such a trace (encoded in Γ_{rf})
- the invariant after 25: must be false
- read of latch1 in 23: must be a 0
- only possibility if from 25: A contradiction since 25: is unreachable

(4) Process P0 starves in spin loop, no hypothesis on P1


```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: {true}
do {i}
2: {true}
do {j_i}
3: {true}
r[] R10 latch0 {~~~ L0^i_j_i}
4: {R10 = L0^i_j_i ^
(rOR10^i_{m_\ell} [\Gamma_{r_i}] \vee r1R10^i_{j_i} [\Gamma_{r_i}])}
while (R10=0) {k_i}
5: {r1R10^i_{k_i} [\Gamma_{r_i}]}
w[] latch0 0
6: {r1R10^i_{k_i} [\Gamma_{r_i}]}
r[] Rf0 flag0 {~~~ F0^i}
7: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge Rf0 = F0^i \wedge
(rORf0^i_{m_\ell} [\Gamma_{r_i}] \vee r1Rf0^i_{k_i} [\Gamma_{r_i}])}
if (Rf0 \neq 0) then
8: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge r1Rf0^i_{k_i} [\Gamma_{r_i}]}
(* critical section *)
w[] flag0 0
9: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge r1Rf0^i_{k_i} [\Gamma_{r_i}]}
w[] flag1 1
10: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge r1Rf0^i_{k_i} [\Gamma_{r_i}]}
w[] latch1 1
11: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge r1Rf0^i_{k_i} [\Gamma_{r_i}]}
fi
12: {true}
while true
13: {false}

```

- let rf be the communication for such a trace (encoded in Γ_{r_i})
- the invariant after 5: must be false so P0 never enters its critical section
- read of latch0 in 3: must be a 0, with 2 possibilities
- cannot be from write at 5: which is unreachable
- so is from initial write 0:
- but P1 enters its critical section (otherwise see case 1)
- so $w[] \text{ latch0 } 1$ will be executed later in *co* order
- so all $3:r[] \text{ R10 latch0}$ are *fr* to all $30:w[] \text{ latch0 } 1$
- by fairness of communications, this write of 1 to latch0 will eventually be read at 3:
- in contradiction with always reading 0

(4) Process P0 starves in spin loop, P1 does not



Communication fairness hypothesis (*)

- All writes eventually hit the memory:
- If, at a cut of the execution, all the processes infinitely often write the same value v to a shared variable x and only that value v
- and from a later cut point of that execution, a process infinitely often repeats reads to that variable x
- then the reads will end up reading that value v

(*) The SPARC Architecture Manual, Version 8, Section K2, p. 283: "if one processor does an S, and another processor repeatedly does L's to the same location, then there is an L that will be after the S".

(5) Process P1 never enters its CS

```

0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1;
1: {true}
do {i}
2: {true}
do {j_i}
3: {true}
r[] R10 latch0 {~~~ L0^i_j_i}
4: {R10 = L0^i_j_i ^
(rOR10^i_{m_\ell} [\Gamma_{r_i}] \vee r1R10^i_{j_i} [\Gamma_{r_i}])}
while (R10=0) {k_i}
5: {r1R10^i_{k_i} [\Gamma_{r_i}]}
w[] latch0 0
6: {r1R10^i_{k_i} [\Gamma_{r_i}]}
r[] Rf0 flag0 {~~~ F0^i}
7: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge Rf0 = F0^i \wedge
(rORf0^i_{m_\ell} [\Gamma_{r_i}] \vee r1Rf0^i_{k_i} [\Gamma_{r_i}])}
if (Rf0 \neq 0) then
8: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge r1Rf0^i_{k_i} [\Gamma_{r_i}]}
(* critical section *)
w[] flag0 0
9: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge r1Rf0^i_{k_i} [\Gamma_{r_i}]}
w[] flag1 1
10: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge r1Rf0^i_{k_i} [\Gamma_{r_i}]}
w[] latch1 1
11: {r1R10^i_{k_i} [\Gamma_{r_i}] \wedge r1Rf0^i_{k_i} [\Gamma_{r_i}]}
fi
12: {true}
while true
13: {false}

```

- let rf be the communication for such a trace (encoded in Γ_{r_i})
- P1 exits loop 23--24: (else see cases (1) or (3))
- must read R11 = 1 from 0: or 10:
- read of Rf1 at 26: must be 0
- only possibility is from 28:
- impossible from unreachable code

(5) Process P0 leaves spin loop but always fails entering its CS

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {true}
  do {i}
2:   {frf}
  do {j}
3:   {true}
  r[] Rl0 latch0 {~ L0i}
4:   {Rl0 = L0i ∧ (rORl0ifrf ∨ rIRl0ifrf)}
  while (Rl0=0) {k}
5:   {rIRl0ifrf ∨ rIRl0ifrf}
  w[] latch0 0
  {frfdep {3} {6}}
6:   {rIRl0ifrf}
  r[] Rf0 flag0 {~ F0frf}
7:   {rIRl0ifrf ∧ Rf0 = F0 ∧ fre}
  {rORF0frf ∨ rIRF0frf}
  if (Rf0≠0) then
8:   {rIRl0ifrf ∧ rIRF0frf}
  (* critical section *)
  w[] flag0 0
  {rIRl0ifrf ∧ rIRF0frf}
9:   w[] flag1 1
  {rIRl0ifrf ∧ rIRF0frf}
10:  w[] latch1 1
  w[] latch0 1
11:  {rIRl0ifrf ∧ rIRF0frf}
  fi
12:  {true}
  while true
13: {false}
  
```

- let rf be the communication for such a trace (encoded in Γ_{rf})
- loop 2-4: exited
- read of Rl0 = 1 at 3: is from 30:
- invariant false in critical section 8:-1 I:
- read of Rf0 = 0 at 6: is from 0: (8: not reachable)

```

withco
let l-fencerel(S) =
  ((po&(_*S));po)&fromto(S)
let Fdep = F & tag2events('fdep)
let deps = l-fencerel(Fdep) & (R*_ )
let Flw = F & tag2events('flw)
let flw = l-fencerel(Flw)
let fences = deps | flw
let fre = (rf^-1;co) & ext
irreflexive fre;fences;rf;fences
  
```

In TSO there is no need for a fence since it is MP. For weaker than PSO, a fence is needed.

(6) Both processes eventually starve in spin loop

```

{0: w latch0 0; w flag0 0; }
...
3: r Rl0 latch0 1
5: w latch0 0
6: r Rf0 flag0 1
8: (* critical section *)
  w flag0 0
9: w flag1 1
10: w latch1 1
  f[bar] {5;} {10;}
...
3: r Rl0 latch0 0
3: r Rl0 latch0 0
...
21: {true}
  do {l}
22: {true}
  do {m}
23: {true}
  r[] Rl1 latch1 {~ L1m}
24: {Rl1 = L1m ∧ (rORl1mfrf ∨ rIRl1mfrf)}
  while (Rl1=0) {n}
25: {rIRl1mfrf ∨ rIRl1mfrf}
26: {rIRl1mfrf}
  r[] Rf1 flag1 {~ F1frf}
27: {rIRl1mfrf ∧ Rf1 = F1frf ∧ (rORF1frf ∨ rIRF1frf)}
  if (Rf1≠0) then
28: {rIRl1mfrf ∧ rIRF1frf}
  (* critical section *)
  w[] flag1 0
  {rIRl1mfrf ∧ rIRF1frf}
29:  w[] flag0 1
  {rIRl1mfrf ∧ rIRF1frf}
  f[flw] {29;} {30;}
30:  {rIRl1mfrf ∧ rIRF1frf}
  fences
31:  {rIRl1mfrf ∧ rIRF1frf}
  fi
32:  {true}
  while true
33: {false}
  
```

- let rf be the communication for such a trace (encoded in Γ_{rf})
- so latch0 is always 0 and latch1 is always 0
- so latch0 in 23 is always read from 25:
- so 10: w latch1 1 was co-before (since otherwise by the communication hypothesis it would be eventually read)
- and 3: Rl0 latch0 0 is from 0: or 5:
- so 30: w latch0 1 is co-before them (since otherwise by the communication hypothesis it would be eventually read)
- impossible by fences
- irreflexive co; bar; co; bar

(7) Eventually, P0 starves in spin loop, P1 never enters its CS

```

{0: w latch0 0; w flag0 0; }
...
3: r Rl0 latch0 1
5: w latch0 0
6: r Rf0 flag0 1
8: (* critical section *)
  w flag0 0
9: w flag1 1
10: w latch1 1
...
3: r Rl0 latch0 1
5: w latch0 0
6: r Rf0 flag0 1
8: (* critical section *)
  w flag0 0
9: w flag1 1
10: w latch1 1
...
3: r Rl0 latch0 0
3: r Rl0 latch0 0
3: r Rl0 latch0 0
...
  
```

- P1 does not eventually starves in spin loop (otherwise case 6)
- case P1 eventually never starves and never enters its critical section
- P1 then does a last write of 1 to latch0
- P0 eventually makes infinitely many reads of latch0
- A contradiction (since otherwise by the communication hypothesis, this 1 would be eventually read)

(8) Eventually, P1 starves in spin loop, P0 never enters its CS

```

{0: w latch0 0; w flag0 0; }
...
3: r Rl0 latch0 1
5: w latch0 0
6: r Rf0 flag0 1
8: (* critical section *)
  w flag0 0
9: w flag1 1
10: w latch1 1
...
3: r Rl0 latch0 0
3: r Rl0 latch0 0
...
23: r Rl1 latch1 1
25: w latch1 0
26: r Rf1 flag1 1
28: (* critical section *)
  w flag1 0
29: w[] flag0 1
30 w[] latch0 1
...
23: r Rl1 latch1 1
25: w latch1 0
26: r Rf1 flag1 0
...
  
```

symmetric of (7)

(9) P0 and P1 always leave spin loop and never enter their CS

```

{0: w[] latch0 0;          w[] latch1 1;
   w[] flag0 0;           w[] flag1 1;}
... ..
3: r[] R10 latch0 1      23: r[] R11 latch1 1
5: w[] latch0 0         25: w[] latch1 0
6: r[] Rf0 flag0 1      26: r[] Rf1 flag1 1
8: (* critical section *) 28: (* critical section *)
   w[] flag0 0           w[] flag1 0
9: w[] flag1 1         29: w[] flag0 1
10: w[] latch1 1       30: w[] latch0 1
... ..
3: r[] R10 latch0 1      23: r[] R11 latch1 1
5: w[] latch0 0         25: w[] latch1 0
6: r[] Rf0 flag0 1      26: r[] Rf1 flag1 0
8: (* critical section *) 28: (* critical section *)
   w[] flag0 0           23: w[] flag1 0
9: w[] flag1 1         29: w[] flag0 1
10: w[] latch1 1       30: w[] latch0 1
... ..
3: r[] R10 latch0 1      23: r[] R11 latch1 1
5: w[] latch0 0         25: w[] latch1 0
6: r[] Rf0 flag0 0      26: r[] Rf1 flag1 0
... ..
3: r[] R10 latch0 1      23: r[] R11 latch1 1
5: w[] latch0 0         25: w[] latch1 0
6: r[] Rf0 flag0 0      26: r[] Rf1 flag1 0
... ..
3: r[] R10 latch0 1      23: r[] R11 latch1 1
5: w[] latch0 0         25: w[] latch1 0
6: r[] Rf0 flag0 0      26: r[] Rf1 flag1 0
... ..

```

- P0 and P1 eventually never starve and never enter their critical sections
- They both have a last entrance in their critical sections
- This last write of 1 to the latches will, by communication fairness, eventually reach the memory
- Then we only have infinitely many writes of 0 to the latches
- So the read of the latches in the spin loops will eventually always read 0
- So from then on, by communication fairness, all the reads will be from 0, in reads of the latch will be zero
- In contradiction with the fact that the spin loop is always exited
- The barrier prevents infinitely postponing the write 0 actions

Conclusion

Conclusion

- The proof method is parameterized by consistency hypotheses, expressed in
 - Invariance form: S_{com}
 - Consistency form: H_{com} (e.g. in *cat*)
- Program not logic/architecture/consistency model dependent (hence the proof is portable)
- Can reason on arbitrary subsets of anarchic executions (hence flexible e.g. non-starvation)

Proposed design methodology

1. Design the algorithm A and its specification S_{inv} (e.g. in the sequential consistency model of parallelism)
2. Consider the anarchic semantics of algorithm A
3. Add communication specifications S_{com} to restrict anarchic communications and ensure the correctness of A with respect to specification S_{inv}
4. Do the invariance proof under WCM with S_{com}
5. Infer H_{com} (in *cat*) from invariant S_{com}
6. Prove that the machine memory model M in *cat* implies H_{cm}

Challenges

- Modern machines have **complex memory models**
 - ⇒ **portability** has a price (refencing)
 - ⇒ **debugging** is very hard/quasi-impossible
 - ⇒ **proofs** are much harder than with sequential consistency (but still feasible?, mechanically?)
 - ⇒ **static analysis** parameterized by a WCM will be a challenge
 - ⇒ but we can start with S_{com}

Thanks

- *Patrick Cousot thanks Luc Maranget for his precious help at Dagstuhl on the non-starvation part.*

The End, Thank You