

The AMD 16-core system topology. Memory access latency is in cycles and listed before the backslash. Memory bandwidth is in bytes per cycle and listed after the backslash. The measurements reflect the latency and bandwidth achieved by a core issuing load instructions. The measurements for accessing the L1 or L2 caches of a different core on the same chip are the same. The measurements for accessing any cache on a different chip are the same. Each cache line is 64 bytes, L1 caches are 64 Kbytes 8-way set associative, L2 caches are 512 Kbytes 16-way set associative, and L3 caches are 2 Mbytes 32-way set associative.

[Reprinted with permission from S. Boyd-Wickizer et al. Corey: An Operating System for Many Cores. Proceedings of Usenix Symposium on Operating Systems Design and Implementation (OSDI), December 2008.]

Ma	ar 21, 13 15:19	l18-handout-2.txt	Page 1/3	Ma	ar 21, 13	15:19	I18-handout-2.txt	Page 2/3
1	Handout for CS 372H			55	2. Here	e's an alte:	rnative	
2 3 4	21 March 2013			56 57 58	Ins	stead of us	ing the XCHG instruction, it uses CMPXCHG.	
5	 Recall implementati context: 	ion of acquire() and release() in spinlocks		59 60	A. CAS	/ CMPXCHG		
7 8 9	[this item is ful]	ly review.]		61 62	Use che doe	eful operat: eck whether	ion: compare-and-swap, known as CAS. Says: "atomical a given memory cell contains a given value, and if place the contents of the memory cell with this othe	ly it
10 11	It uses an atomic x86, doing	instruction on the CPU. For example, on the		64 65	val loc	lue; in eit ation".	her case, return the original value in the memory	
12 13 14	does the following	;, *eax" ;:		66 67 68	On tha	the X86, we	e implement CAS with the CMPXCHG instruction, but no truction is not atomic by default, so we need the LC)te)CK
15 16 17	<pre>(i) freeze all ((ii) temp = *addr (iii) *addr = %eax</pre>	CPUs' memory activity for address addr		69 70 71	pre	efix. re's pseudo	rođe:	
18 19	(iv) %eax = temp (v) un-freeze me	- emory activity		72 73	1101	int cmpxcl	hg_val(int* addr, int oldval, int newval) {	
20 21 22	/* pseudocode */ int xchg_val(addr,	value) {		74 75 76		LOCK: int wa if (*a	// remember, this is pseudocode as = *addr; addr == oldval)	
23 24 25	<pre>%eax = value; xchg (*addr),</pre>	%eax		77 78 79		*; returi	addr = newval; n was;	
26 27	struct Lock {			80 81	Her	, ce's inline	assembly:	
28 29 30	<pre>int locked; }</pre>			82 83 84		uint32_t uint3	cmpxchg_val(uint32_t* addr, uint32_t oldval, uint32_ 2_t was;	_t newval) {
31 32	/* bare-bones vers void acquire (Lock pushcli(); /*	sion of acquire */ < *lock) { * what does this do? */		85 86 87		asm v	olatile("lock cmpxchg %3, %0" : "+m" (*addr), "=a" (was) : "a" (oldval) "r" (pewyal)	
34 35	while (1) { if (xchg_val(&	<pre>klock->locked, 1) == 0)</pre>		88 89		retur	n was;	
36 37 38	} }			90 91 92	B. MCS	} locks		
39 40 41 42 43	<pre>/* optimization ir void acquire(Lock*</pre>	<pre>n acquire; call xchg_val() less frequently */</pre>		93 94 95 96 97	Cit Sca Tra pp.	ation: Mel alable Sync ansactions o 21-65.	lor-Crummey, J. M. and M. L. Scott. Algorithms for hronization on Shared-Memory Multiprocessors, ACM on Computer Systems, Vol. 9, No. 1, February, 1991,	
45 46 47	} } void release(Lock	*lock){		99 100 101	Eac mea CPU	ch CPU has a an local men Js are not a	a qnode structure in *local* memory. Here, local car mory in NUMA machine or its own cache line that othe allowed to cache (i.e., the cache line is in exclusi	i r ve
49 50	xchg_val(&lock- popcli(); /	·locked, 0); * what does this do? */		102 103 104	typ	edef struc	t qnode {	
51 52 53	} The above is calle	ed a *spinlock* because acquire() spins.		105 106 107	} c	bool some node;	ode* next; oneelse_locked;	
54				108 109 110	typ	edef qnode	* lock; // a lock is a pointer to a qnode	
				111 112	I or	The lock its waiting for	self is literally the $*tail*$ of the list of CPUs holr the lock.	ding
				113 114 115	W COC	While waitin Ne for acqui	ng, a CPU spins on its local "locked" flag. Here's t ire:	.he
				116				

```
118-handout-2.txt
Mar 21, 13 15:19
                                                                               Page 3/3
            // lockp is a qnode**. I points to our local qnode.
117
            void acquire(lock* lockp, qnode* I) {
118
119
                I->next = NULL;
120
                qnode* predecessor;
121
122
                // next line makes lockp point to I (that is, it sets *lockp <-- I) \,
123
                // and returns the old value of *lockp. Uses atomic operation
124
                // XCHG. see earlier in handout (or earlier handouts)
125
                // for implementation of xchg_val.
126
127
128
                predecessor = xchg_val(lockp, I);
                                                      // "A"
                if (predecessor != NULL) { // queue was non-empty
129
130
                     I->someoneelse_locked = true;
131
                                                        // "B"
132
                     predecessor->next = I;
                     while (I->someoneelse locked) ; // spin
133
134
135
                 // we hold the lock!
136
137
            What's going on?
138
139
            --If the lock is unlocked, then *lockp == NULL.
140
141
            --If the lock is locked, and there are no waiters, then *lockp
142
143
            points to the qnode of the owner
144
            --If the lock is locked, and there are waiters, then *lockp points
145
            to the gnode at the tail of the waiter list.
146
147
148
        --Here's the code for release:
149
            void release(lock* lockp, qnode* I) {
    if (!I->next) { // no known successor
150
151
                     if (cmpxchg_val(lockp, I, NULL) == I) {
                                                                   // "C"
152
                         // swap successful: lockp was pointing to I, so now
153
154
                         // *lockp == NULL, and the lock is unlocked. we can
                         // go home now.
155
                         return;
156
157
158
                     // if we get here, then there was a timing issue: we had
                     // no known successor when we first checked, but now we
159
160
                     // have a successor: some CPU executed the line "A"
                     // above. Wait for that CPU to execute line "B" above.
161
                     while (!I->next) ;
162
163
164
165
                // handing the lock off to the next waiter is as simple as
                // just setting that waiter's "someoneelse_locked" flag to false
166
167
                I->next->someoneelse_locked = false;
168
169
            What's going on?
170
171
            --If I->next == NULL and *lockp == I, then no one else is
172
            waiting for the lock. So we set *lockp == NULL.
173
174
            --If I->next == NULL and *lockp != I, then another CPU is in
175
            acquire (specifically, it executed its atomic operation, namely
176
            line "A", before we executed ours, namely line "C"). So wait for
177
            the other CPU to put the list in a same state, and then drop
178
            down to the next case:
179
180
            --If I->next != NULL, then we know that there is a spinning
181
182
            waiter (the oldest one). Hand it the lock by setting its flag to
183
            false.
```



Time required to acquire and release a lock on a 16-core AMD machine when varying number of cores contend for the lock. The two lines show Linux kernel spin locks and MCS locks (on Corey). A spin lock with one core takes about 11 nanoseconds; an MCS lock about 26 nanoseconds.

[Reprinted with permission from S. Boyd-Wickizer et al. Corey: An Operating System for Many Cores. Proceedings of Symposium on Operating Systems Design and Implementation (OSDI), December 2008.]