
DI. Last time
D. Intro to virtual memory
D. Paging
D. Intro
D. Key data structure: page table
D. Multilevel page table
D. Alternatives / trade offs

2. Intro to virtual memory process sees program excerpt: y=x+1. instruction code address morg 0,200000, /rax 0,1500 incq 1, 1/rax 0×1508 movq 1/-rax, 0x 360 000 () x1510

CPU



Benefits of virtual memory:

- programmability
 (a) program thinks it has lots of memory
 (b) programs can use "easy" addresses: compiler
 and linker don't have to worry about where
 program lives in physical memory
 - (c) multiple instances of a program can be loaded and not collide

- Processes Cannot read/write each others memory
- enables isolation (which is essential)
effective use of resources
- sharing
How is translation implemented?
- hardware does it, in MMU
OS sets up data structures that the hardware 'sees'.
These data structures are per-process.

3. Raging

A. Intro

· Divide memory (virtual + physical) into fixed-size chunks

- These chinks are called PAGES

- PAGE SIZE

- x86-64: 4096 B=4KB=2 bytes

8 bits= (byte Aside:

210: kilo, ~1000

20: mege, al million

230: giga, al billion

200: fera, a trillion

250 · note al augotillion

How many pages are there in a 32-bit (byte-addressed) architecture?

$$\frac{3}{2} + \frac{3}{4} = \frac{20}{2} + \frac{20}{2} = \frac{20}{2} = \frac{20}{2} + \frac{20}{2} = \frac{20}{2} = \frac{20}{2} + \frac{20}{2} = \frac{20}{2} = \frac{20}{2$$

What if 48 bits are used to address memory?

B. Key data structure: page table (per-process)

conceptually: a map from

VPN -> PPN

Personal offset

Person

1

O PPN


assume: 48-bit addresses, and 4KB pages (7" bytes) 8 bytes


Ex: OS wants; a process to use address

VA: Ox 00402000 to refer to

PA: 0x00003000

table [0x00402] = 0x00003 What's the issue?





[4MB, 6MB-1] to appear at virtual address

range [2'-2MB, 2=1]