


13 l. Last time 12. Weensy OS 133. Page faults: intro + mechanics 13 4. Page faults and paging uses 135. Page faults' costs 7 next time 136. Page replacement policies


3. Page taults intro + mechanics Concept: illegal virtual memory reference: hardware thinks it's illegal (though it might be valid for the process) OS has to get involved Mechanics: -processor constructs trap trame and trasfers execution to an interrupt or trap handler

4/w : 16 GB









- Shared text (code)


- Shared libraries

- Shared memory

5. Page replacement policies RAM (H, VAN (Z

next time:










ABCABD A \triangleright BCB phys_slot S1 52 53



BCABDADBCB LRU A phys_slot 51 52 53


ABCDABCDABCD phys-slot 51 52 53

FIFO Jentries ABCDABEABCDE phys-sbt s1 52 53

ABCDABEABCDE yerties phys-slot 51 52 5354


OPT ~ LRU We are notivated to implement LRU

CLOCK



one per physical page this is not a page table; it is bookkeeping. struct physical-pageinto Pagainto [2° pages PAGENUMBER (MEMSIZE_PHYSICAL) 2 bytes 512

Core i7 Page Table Translation



Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition

Review of Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- P = 2^p : Page size (bytes)

Components of the virtual address (VA)

- TLBI: TLB index
- TLBT: TLB tag
- VPO: Virtual page offset
- VPN: Virtual page number

Components of the physical address (PA)

- **PPO**: Physical page offset (same as VPO)
- **PPN:** Physical page number
- CO: Byte offset within cache line
- CI: Cache index
- **CT**: Cache tag

Core i7 Level 1-3 Page Table Entries

63	62 52	51 12	11 9	8	7	6	5	4	3	2	1	0
XD	Unused	Page table physical base address	Unused	G	PS		Α	CD	WT	U/S	R/W	P=1

Available for OS

Each entry references a 4K child page table. Significant fields:

- P: Child page table present in physical memory (1) or not (0).
- **R/W:** Read-only or read-write access access permission for all reachable pages.
- U/S: user or supervisor (kernel) mode access permission for all reachable pages.
- **WT:** Write-through or write-back cache policy for the child page table.
- A: Reference bit (set by MMU on reads and writes, cleared by software).
- **PS:** Page size: if bit set, we have 2 MB or 1 GB pages (bit can be set in Level 2 and 3 PTEs only).
- Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)
- **XD:** Disable or enable instruction fetches from all pages reachable from this PTE.

P=0

Core i7 Level 4 Page Table Entries

63	62 52	51 1	12 11	9	8	7	6	5	4	3	2	1	0
XD	Unused	Page physical base address	Unused		G		D	Α	CD	WT	U/S	R/W	P=1


Available for OS (for example, if page location on disk)

P=0

Each entry references a 4K child page. Significant fields:


- P: Child page is present in memory (1) or not (0)
- R/W: Read-only or read-write access permission for this page
- U/S: User or supervisor mode access
- WT: Write-through or write-back cache policy for this page
- A: Reference bit (set by MMU on reads and writes, cleared by software)
- D: Dirty bit (set by MMU on writes, cleared by software)
- Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)
- **XD:** Disable or enable instruction fetches from this page.

End-to-end Core i7 Address Translation



Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


Cute Trick for Speeding Up L1 Access



Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Cache carefully sized to make this possible: 64 sets, 64-byte cache blocks
- Means 6 bits for cache index, 6 for cache offset
- That's 12 bits; matches VPO, PPO \rightarrow One reason pages are 2¹² bits = 4 KB

Virtual Address Space of a Linux Process



31	
	Reserved SG Reserved Reserved Reserved
Ρ	0 The fault was caused by a non-present page.1 The fault was caused by a page-level protection violation.
W/R	0 The access causing the fault was a read.1 The access causing the fault was a write.
U/S	0 A supervisor-mode access caused the fault.1 A user-mode access caused the fault.
RSVD	0 The fault was not caused by reserved bit violation.1 The fault was caused by a reserved bit set to 1 in some paging-structure entry.
I/D	0 The fault was not caused by an instruction fetch.1 The fault was caused by an instruction fetch.
PK	0 The fault was not caused by protection keys.1 There was a protection-key violation.
SGX	 0 The fault is not related to SGX. 1 The fault resulted from violation of SGX-specific access-control requirements.

Figure 4-12. Page-Fault Error Code