- [x] 1. Last time
- [x] 2. Page faults: intro + mechanics
- [x] 3. Page faults: uses
- [x] 4. Page faults: costs
- [ ] 5. Page replacement policies
- [ ] 6. Thrashing

---

2. Page faults: intro + mechanics

Concept: illegal virtual memory reference: hardware thinks it's illegal (the virtual address might be valid for the process).

OS has to get involved

Mechanics:

- processor constructs trap frame and transfers execution to an interrupt or trap handler



%rip → code to handle the trap

error code: see last pg of handout

[_ _ _ _ _ u/s w/R P]

%cr2 holds faulting virtual address

intel: on page fault, kernel sets up the process's page entries properly, or kills process

```
movq %rax, 0
char* p = NULL; (*p)
*p = 5;
```

---

3. Uses of page faults

- Classic example: overcommitting physical memory

prog: 64 GB mem H/W: 16 GB



- Store memory across network (!)



DSM

- Copy on write



- Accounting



Appel-Li 1991

- Paging in day to day use
  - demand paging
  - growing the stack
  - BSS page allocation



int x = 0;

- Shared text

- Shared libraries

- Shared memory

---

4. Page faults: costs

look at AMAT (avg. memory access time)

AMAT = (1 - p) * (memory access time) + p * (page fault time)

(t_M = memory access time; t_D = page fault time)

p is probability (or frequency) of a page fault

mem access time ~ 100ns

disk access time ~ 10ms = 10^7 ns

QUESTION: what is p s.t. paging hurts performance by less than 10%?

without paging t_M

with paging $1.1 t_M = (1-p) t_M + p \cdot t_D$

$$\Rightarrow p = \frac{0.1 t_M}{t_D - t_M} \sim \frac{0.1 \times 10^2 \text{ ns}}{10^7 \text{ ns}} \sim \boxed{10^{-6}}$$

---

5. Page replacement policies



- FIFO : throw out oldest
- MIN (OPT): throw out the entry that won't be referenced for the longest time.

input:
reference string

cache size

output:
number of evictions

FIFO

	A	B	C	A	B	D	A	D	B	C	B
phys-slot											
S1	A			h		D		h		C	
S2		B			h		A				
S3			C						B		h

7 swaps, 4 hits

OPTIMAL

	A	B	C	A	B	D	A	D	B	C	B
phy-slot											
S1	A			h			h			C	
S2		B			h				h		h
S3			C			D		h			

5 swaps, 6 hits

LRU

A B C A B D A D B C B

phys-slot										
S1	A		h		h		h	C	h	h
S2		B		h						
S3			C		D		h			

5 swaps, 6 hits

A B C D A B C D A B C D

S1	A			D		C					
S2		B			A		D				
S3			C			B					

12 swaps, 0 hits

FIFO

A B C D A B E A B C D E

S1	A			D			E				
S2		B			A				C		
S3			C			B				D	



9 swaps, 3 hits



10 swaps, 2 hits

Belady's anomaly

FIFO

OPT

LRU

Motivated to implement LRU.

CLOCK



Core i7 Page Table Translation



Review of Symbols

- **Basic Parameters**
  - **N = 2^n** : Number of addresses in virtual address space
  - **M = 2^m** : Number of addresses in physical address space
  - **P = 2^p** : Page size (bytes)
- **Components of the virtual address (VA)**
  - **TLBI**: TLB index
  - **TLBT**: TLB tag
  - **VPO**: Virtual page offset
  - **VPN**: Virtual page number
- **Components of the physical address (PA)**
  - **PPO**: Physical page offset (same as VPO)
  - **PPN:** Physical page number
  - **CO**: Byte offset within cache line
  - **CI:** Cache index
  - **CT**: Cache tag

Core i7 Level 1-3 Page Table Entries



Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.

A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size: if bit set, we have 2 MB or 1 GB pages (bit can be set in Level 2 and 3 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.

Core i7 Level 4 Page Table Entries



Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for this page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page

A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)

Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

End-to-end Core i7 Address Translation



Cute Trick for Speeding Up L1 Access



- **Observation**
  - Bits that determine CI identical in virtual and physical address
  - Can index into cache while address translation taking place
  - Cache carefully sized to make this possible: 64 sets, 64-byte cache blocks
  - Means 6 bits for cache index, 6 for *cache* offset
  - That's 12 bits; matches *VPO, PPO* → One reason pages are 2^{12} bits = 4 KB

Virtual Address Space of a Linux Process



P	0	The fault was caused by a non-present page.
	1	The fault was caused by a page-level protection violation.
W/R	0	The access causing the fault was a read.
	1	The access causing the fault was a write.
U/S	0	A supervisor-mode access caused the fault.
	1	A user-mode access caused the fault.
RSVD	0	The fault was not caused by reserved bit violation.
	1	The fault was caused by a reserved bit set to 1 in some paging-structure entry.
I/D	0	The fault was not caused by an instruction fetch.
	1	The fault was caused by an instruction fetch.
PK	0	The fault was not caused by protection keys.
	1	There was a protection-key violation.
SGX	0	The fault is not related to SGX.
	1	The fault resulted from violation of SGX-specific access-control requirements.

Figure 4-12. Page-Fault Error Code