

- ☑ 1. Last time
 - ☑ 2. Page faults: intro + mechanics
 - ☑ 3. Page faults: uses
 - ☑ 4. Page faults: costs
 - ☐ 5. Page replacement policies
 - ☐ 6. Thrashing
-


2. Page faults: intro + mechanics

Concept: illegal ^{virtual} memory reference: hardware thinks it's illegal (the virtual address might be valid for the process).

OS has to get involved

Mechanics:

- processor constructs trap frame and transfers execution to an interrupt or trap handler



`rip` → code to handle the trap

error code: see last pg of handout

[_ _ _ _ _ w/s w/R P]

`cr2` holds faulting virtual address


intent: on page fault, kernel sets up the process's page entries properly, or kills process

movq `rip`, `0`.
char* `p` = NULL; (`*0`)
`*p` = 5;


3. Uses of page faults

- Classic example: overcommitting physical memory


prog: 64 GB mem H/W: 16 GB




- Store memory across network (!)



DSM



- Accounting




Appel-li 1991

- Paging in day to day use

- demand paging

- growing the stack

- BSS page allocation



int x = 0,

- Shared text
- Shared libraries
- Shared memory

4. Page faults: costs


look at AMAT (avg. memory access time)

$$\text{AMAT} = (1-p) * (\text{memory access time}) + p * (\text{page fault time})$$

p is probability (or frequency) of a page fault

mem access time $\sim 100 \text{ ns}$

disk access time $\sim 10 \text{ ms} = 10^7 \text{ ns}$




QUESTION: what is p s.t. paging hurts performance by less than 10%?

without paging t_m

with paging $l \cdot t_m = (1-p)t_m + p \cdot t_0$

$$\Rightarrow p = \frac{0.1 t_m}{t_0 - t_m} \sim \frac{0.1 \times 10^2 \text{ ns}}{10^7 \text{ ns}} \sim 10^{-6}$$

5. Page replacement policies



- FIFO: throw out oldest

- MIN (OPT): throw out the entry that won't be referenced for the longest time.

input:
reference string

cache size

adpnt:
number of exctons

FIFO

	A	B	C	A	B	D	A	D	B	C	B
phys-slot											
S1	A			h		D		h		C	
S2		B			h		A				
S3			C						B		h

7 swaps, 4 hits

OPTIMAL

	A	B	C	A	B	D	A	D	B	C	B
phys-slot											
S1	A			h			h			C	
S2		B			h				h		h
S3			C			D		h			

S1 A B C D A B E A B C D E
 S2 B C A B h h C D
 S3 C B

9 swaps, 3 hits

S1 A B C D A B E A B C D E
 S1 A h E D E
 S2 B h A B
 S3 C C
 S4 D

WORSE

10 swaps, 2 hits

Belady's anomaly


FIFO

OPT


LRU

Motivated to implement LRU.

clock



Core i7 Page Table Translation



Review of Symbols

■ Basic Parameters

- $N = 2^n$: Number of addresses in virtual address space
- $M = 2^m$: Number of addresses in physical address space
- $P = 2^p$: Page size (bytes)

■ Components of the virtual address (VA)

- **TLBI**: TLB index
- **TLBT**: TLB tag
- **VPO**: Virtual page offset
- **VPN**: Virtual page number

■ Components of the physical address (PA)

- **PPO**: Physical page offset (same as VPO)
- **PPN**: Physical page number
- **CO**: Byte offset within cache line
- **CI**: Cache index
- **CT**: Cache tag

Core i7 Level 1-3 Page Table Entries

63	62	52	51	12	11	9	8	7	6	5	4	3	2	1	0
XD	Unused	Page table physical base address			Unused	G	PS		A	CD	WT	U/S	R/W	P=1	
Available for OS														P=0	

Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.

A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size: if bit set, we have 2 MB or 1 GB pages (bit can be set in Level 2 and 3 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.

Core i7 Level 4 Page Table Entries

63	62	52	51	12	11	9	8	7	6	5	4	3	2	1	0
XD	Unused	Page physical base address				Unused	G		D	A	CD	WT	U/S	R/W	P=1
Available for OS (for example, if page location on disk)															P=0

Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for this page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)


Page physical base address: 40 most significant bits of physical page address
(forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

End-to-end Core i7 Address Translation




Cute Trick for Speeding Up L1 Access




■ Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Cache carefully sized to make this possible: 64 sets, 64-byte cache blocks
- Means 6 bits for cache index, 6 for *cache* offset
- That's 12 bits; matches *VPO*, *PPO* → One reason pages are 2^{12} bits = 4 KB

Virtual Address Space of a Linux Process





- P** 0 The fault was caused by a non-present page.
 1 The fault was caused by a page-level protection violation.
- W/R** 0 The access causing the fault was a read.
 1 The access causing the fault was a write.
- U/S** 0 A supervisor-mode access caused the fault.
 1 A user-mode access caused the fault.
- RSVD** 0 The fault was not caused by reserved bit violation.
 1 The fault was caused by a reserved bit set to 1 in some
 paging-structure entry.
- I/D** 0 The fault was not caused by an instruction fetch.
 1 The fault was caused by an instruction fetch.
- PK** 0 The fault was not caused by protection keys.
 1 There was a protection-key violation.
- SGX** 0 The fault is not related to SGX.
 1 The fault resulted from violation of SGX-specific access-control
 requirements.

Figure 4-12. Page-Fault Error Code