13. x86-64: addresses
13. x86-64: page table structures
13. x86-64: page table structures
13. x86-64: page table structures
15. Where does the OS live?

1. Last time - purpose of VM (virtual mem) - central mechanism: page table - idealized page table: VPN is an index into a giant table, PIN is the contents of the table at the - thus, pg table implements a map from VPN->PPN - in reality, it's a map from VPN -> PPN U {\$\phi\$}, because a VPN might not have a valid mapping in the table.
-NOTE: VPN + PPN do not necessarily have the same # of

· Because the table would be gigantic, it's not materialized as a linear table. Instead, the architecture specifies multilevel page tables.

2. ×86-64; addresses


VAs:

64 5its = 8 bytes


1211


63 48 47

Address space has 48 usable bits. 248 possible addresses (each addresses a byte).
Thus, 256 TB.



Physical memory can be addressed 7 up to
52 bits. How much physical memory can thus be supported? 252 = 4 PB
Mapping: going from 48-bit number (VA) to 52-bit number (PA) at the granularity of ranges of 2".
So it's really a mapping from 36-bit numbers to 40-bit numbers.
3. Page table structures proc table
[see handait] -/-cr3 -/-cr3






< yPN, (PPN, PPN) > 10 4. TLB H/v managed: x86, ARM S/w managed: MITPS TLB miss ?> ?g fault (No!)

Pg fault ?> TLIS miss (No!)

illegt renop.



Constant

Review of Symbols

Basic Parameters

- N = 2ⁿ: Number of addresses in virtual address space
- M = 2^m: Number of addresses in physical address space
- **P = 2**^p : Page size (bytes)

Components of the virtual address (VA)


- **TLBI**: TLB index
- TLBT: TLB tag
- VPO: Virtual page offset
- **VPN**: Virtual page number

Components of the physical address (PA)

- PPO: Physical page offset (same as VPO)
- PPN: Physical page number
- CO: Byte offset within cache line
- CI: Cache index
- CT: Cache tag

movg \$0x1, 0x2000





Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.


A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size: if bit set, we have 2 MB or 1 GB pages (bit can be set in Level 2 and 3 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.

Core i7 Level 4 Page Table Entries



Available for OS (for example, if page location on disk)

P=0

Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for this page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)


Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

End-to-end Core i7 Address Translation




Cute Trick for Speeding Up L1 Access



Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Cache carefully sized to make this possible: 64 sets, 64-byte cache blocks
- Means 6 bits for cache index, 6 for cache offset
- That's 12 bits; matches VPO, $PPO \rightarrow$ One reason pages are 2^{12} bits = 4 KB

Virtual Address Space of a Linux Process






Figure 4-12. Page-Fault Error Code