




Mar 10, 15 13:48

handout09.txt


Page 1/1

```
1 CS 202, Spring 2015
2 Handout 9 (Class 11)
3
4 This handout includes helpful diagrams that depict address translation
5 on the x86. (Credits: the teaching staff of MIT's 6.828, Intel's
6 architecture manuals.)
7
8 The diagram also implicitly describes the *interface* to the x86's MMU
9 (the registers, the format of descriptor tables, the format of page
10 tables, etc.).
```

Protected-Mode Address Translation



PDE



PTE

- P Present
- W Writable
- U User
- WT 1=Write-through, 0=Write-back
- CD Cache disabled
- A Accessed
- D Dirty
- PS Page size (0=4KB, 1=4MB)
- PAT Page table attribute index
- G Global page
- AVL Available for system use




Figure 3-10. Global and Local Descriptor Tables




Figure 3-6. Segment Selector




Figure 3-8. Segment Descriptor




Figure 3-12. Linear Address Translation (4-KByte Pages)

- To select the various table entries, the linear address is divided into three sections:
- **Page-directory entry** — Bits 22 through 31 provide an offset to an entry in the page directory. The selected entry provides the base physical address of a page table.
 - **Page-table entry** — Bits 12 through 21 of the linear address provide an offset to an entry in the selected page table. This entry provides the base physical address of a page in physical memory.
 - **Page offset** — Bits 0 through 11 provides an offset to a physical address in the page.
- Memory management software has the option of using one page directory for all programs and tasks, one page directory for each task, or some combination of the two.

3.7.2 Linear Address Translation (4-MByte Pages)

Figure 3-13 shows how a page directory can be used to map linear addresses to 4-MByte pages. The entries in the page directory point to 4-MByte pages in physical memory. This paging method can be used to map up to 1024 pages into a 4-GByte linear address space.

Interpreted as the 20 most-significant bits of the physical address, which forces pages to be aligned on 4-KByte boundaries.




Figure 3-14. Format of Page-Directory and Page-Table Entries for 4-KByte Pages and 32-Bit Physical Addresses

(Page-directory entries for 4-KByte page tables) — Specifies the physical address of the first byte of a page table. The bits in this field are interpreted as the 20 most-significant bits of the physical address, which forces page tables to be aligned on 4-KByte boundaries.

(Page-directory entries for 4-MByte pages) — Specifies the physical address of the first byte of a 4-MByte page. Only bits 22 through 31 of this field are used (and bits 12 through 21 are reserved and must be set to 0, for IA-32 processors through the Pentium II processor). The




Figure 5-4. Stack Usage on Transfers to Interrupt and Exception-Handling Routines

To return from an exception- or interrupt-handler procedure, the handler must use the RET (or IRET) instruction. The IRET instruction is similar to the RET instruction except that it restores the saved flags into the EFLAGS register. The IOPL field of the EFLAGS register is restored only if the CPL is 0. The IF flag is changed only if the CPL is less than or equal to the IOPL. See Chapter 3, “Instruction Set Reference, A-M,” of the *Intel® 64 and IA-32 Architectures Software Developer’s Manual, Volume 2A*, for a description of the complete operation performed by the IRET instruction.

If a stack switch occurred when calling the handler procedure, the IRET instruction switches back to the interrupted procedure’s stack on the return.

5.12.1.1 Protection of Exception- and Interrupt-Handler Procedures

The privilege-level protection for exception- and interrupt-handler procedures is similar to that used for ordinary procedure calls when called through a call gate (see Section 4.8.4, “Accessing a Code Segment Through a Call Gate”). The processor does


- The RSVB flag indicates that the processor detected 1s in reserved bits of the page directory, when the PSE or PAE flags in control register CR4 are set to 1. Note:
 - The PSE flag is only available in recent Intel 64 and IA-32 processors including the Pentium 4, Intel Xeon, P6 family, and Pentium processors.
 - The PAE flag is only available on recent Intel 64 and IA-32 processors including the Pentium 4, Intel Xeon, and P6 family processors.
 - In earlier IA-32 processor, the bit position of the RSVB flag is reserved.
- The I/D flag indicates whether the exception was caused by an instruction fetch. This flag is reserved if the processor does not support execute-disable bit or execute-disable bit feature is not enabled (see Section 3.10).

31		Reserved				4	3	2	1	0
P	0	The fault was caused by a non-present page.								
	1	The fault was caused by a page-level protection violation.								
W/R	0	The access causing the fault was a read.								
	1	The access causing the fault was a write.								
US	0	The access causing the fault originated when the processor was executing in supervisor mode.								
	1	The access causing the fault originated when the processor was executing in user mode.								
RSVD	0	The fault was not caused by reserved bit violation.								
	1	The fault was caused by reserved bits set to 1 in a page directory.								
I/D	0	The fault was not caused by an instruction fetch.								
	1	The fault was caused by an instruction fetch.								


Figure 5-9. Page-Fault Error Code

- The contents of the CR2 register: The processor loads the CR2 register with the 32-bit linear address that generated the exception. The page-fault handler can use this address to locate the corresponding page directory and page-table entries. Another page fault can potentially occur during execution of the page-fault handler; the handler should save the contents of the CR2 register before a second page fault can occur.¹ If a page fault is caused by a page-level protection


1. Processors update CR2 whenever a page fault is detected. If a second page fault occurs while an earlier page fault is being delivered, the faulting linear address of the second fault will overwrite the contents of CR2 (replacing the previous address). These updates to CR2 occur even if the page fault results in a double fault or occurs during the delivery of a double fault.



- | | | | |
|-------------------------|--------------------------|-----|-----------------------|
| Status flags | Control flags | RF | Resume flag |
| CF Carry flag | DF Direction flag | VM | Virtual-8086 mode |
| PF Parity flag | System flags | AC | Alignment check |
| AF Auxiliary carry flag | TF Trap flag | VIF | Virtual intr. flag |
| ZF Zero flag | IF Interrupt enable flag | VIP | Virtual intr. pending |
| SF Sign flag | IOPL I/O privilege level | ID | ID flag |
| OF Overflow flag | NT Nested task | | |




- | | | |
|------------------------|-------------------|----------------------|
| PE Protection enabled | ET Extension type | NW Not write-through |
| MP Monitor coprocessor | NE Numeric error | CD Cache disable |
| EM Emulation | WP Write protect | PG Paging |
| TS Task switched | AM Alignment mask | |



- | | | | |
|-----|-------------------------------|-----|--------------------------|
| PWT | Page-level writes transparent | PCT | Page-level cache disable |
|-----|-------------------------------|-----|--------------------------|



- | | | | |
|-----|-----------------------------------|--------|-------------------------------|
| VME | Virtual-8086 mode extensions | MCE | Machine check enable |
| PVI | Protected-mode virtual interrupts | PGE | Page-global enable |
| TSD | Time stamp disable | PCE | Performance counter enable |
| DE | Debugging extensions | OSFXSR | OS FXSAVE/FXRSTOR support |
| PSE | Page size extensions | OSXMM- | OS unmasked exception support |
| PAE | Physical-address extension | EXCPT | |



- | | |
|-----|----------------------------|
| TI | Table index (0=GDT, 1=LDT) |
| RPL | Requester privilege level |