CS202 Agenda

1. FINISH VIRTUAL MEMORY

2. CONTEXT SWITCHING


VIRTUAL MEMORY


- DEMAND PAGING La MECHANISM

- PAGE REPLACEMENT POLICY
- WHAT PAGE TO EVICT

- FIFO, MIN, LRU

- (10CK





Lot of alloabited virtual menors

BELADI'S ANOMALY

ABCDE ABCDE hh hh==

R B A h C

R C B h D

R A B C D ABE ABCDE

R B A A C

R B A B C D ABE ABCDE


R B A A C

R B A B C D ABE ABCDE

R B C D ABCDE


R B C D

CONTEXT SWITCH



TI IN


Tuncan 1



Switching & Scheduling in Weensy OS

(Switch sheets)

User Level Threading



How?

Somewhat similar to Weensy OS but

- No changing CR3

- Cannot access all negisters


(switch to handout)

S. S. Sched


Library

S. S.

Core i7 Page Table Translation



Core i7 Level 4 Page Table Entries



Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for this page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)

Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

Core i7 Level 1-3 Page Table Entries



Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.

A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size: if bit set, we have 2 MB or 1 GB pages (bit can be set in Level 2 and 3 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.






Figure 4-12. Page-Fault Error Code

End-to-end Core i7 Address Translation




Cute Trick for Speeding Up L1 Access



Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Cache carefully sized to make this possible: 64 sets, 64-byte cache blocks
- Means 6 bits for cache index, 6 for cache offset
- That's 12 bits; matches VPO, $PPO \rightarrow$ One reason pages are 2^{12} bits = 4 KB

Virtual Address Space of a Linux Process








Return path

```
File: kernel.c line 26
// schedule
     Pick the next process to run and then run it.
//
      If there are no runnable processes, spins forever.
void schedule(void) {
   pid_t pid = current->p_pid;
    while (1) {
        pid = (pid + 1) % NPROC;
        if (processes[pid].p_state == P_RUNNABLE) {
          _run(&processes[pid]);
          If Control-C was typed, exit the virtual machine.
        check_keyboard();
}
// run(p)
      Run process `p`. This means reloading all the registers from
//
      `p->p_registers` using the `popal`, `popl`, and `iret` instructions.
//
      As a side effect, sets `current = p`.
//
void run(proc* p) {
    assert(p->p_state == P_RUNNABLE);
    current = p;
    // Load the process's current pagetable.
    set_pagetable(p->p_pagetable);
    // This function is defined in k-exception.S. It restores the process's
    // registers then jumps back to user mode.
    exception_return(&p->p_registers);
                                // should never get here
spinloop: goto spinloop;
}
```

UT Z

File: k-exception.S line 158



Entry path

File: k-exception.S line 134

```
generic_exception_handler:
        pushq %gs
        pushq %fs
        pushq %r15
        pushq %r14
        pushq %r13
        pushq %r12
        pushq %r11
        pushq %r10
        pushq %r9
        pushq %r8
       pushq %rdi
        pushq %rsi
       pushq %rbp
       pushq %rbx
        pushq %rdx
       pushq %rcx
       pushq %rax
       movq %rsp, %rdi
        call exception
        # `exception` should never return.
```

File kernel.c line

```
void exception(x86_64_registers* reg) ...
```

File x86-64.h line 86

```
typedef struct x86 64 registers {
    uint64_t reg_rax;
   uint64_t reg_rcx;
   uint64_t reg_rdx;
   uint64_t reg_rbx;
   uint64_t reg_rbp;
   uint64_t reg_rsi;
   uint64_t reg_rdi;
   uint64_t reg_r8;
   uint64_t reg_r9;
   uint64_t reg_r10;
   uint64_t reg_r11;
   uint64_t reg_r12;
   uint64_t reg_r13;
   uint64_t reg_r14;
   uint64_t reg_r15;
   uint64_t reg_fs;
   uint64_t reg_gs;
                                // (3) Interrupt number and error
   uint64_t reg_intno;
   uint64_t reg_err;
                                // code (optional; supplied by x86
                                // interrupt mechanism)
   uint64_t reg_rip;
                            // (4) Task status: instruction pointer,
   uint16_t reg_cs;
                            // code segment, flags, stack
   uint16_t reg_padding2[3]; // in the order required by `iret`
    uint64_t reg_rflags;
   uint64_t reg_rsp;
   uint16_t reg_ss;
    uint16_t reg_padding3[3];
} x86_64_registers;
```

Page 2/2

```
swtch.txt
Sep 04, 2023 10:32
                                                                             Page 1/2
   CS 202, Spring 2023
   Handout 10 (Class 17)
2
   1. User-level threads and swtch()
       We'll study this in the context of user-level threads.
       Per-thread state in thread control block:
            typedef struct tcb {
10
11
                unsigned long saved_rsp;
                                             /* Stack pointer of thread */
                                             /* Bottom of thread's stack */
12
                char *t_stack;
                /* ... */
13
                };
14
15
16
       Machine-dependent thread initialization function:
17
            void thread_init(tcb **t, void (*fn) (void *), void *arg);
18
19
20
       Machine-dependent thread-switch function:
21
22
            void swtch(tcb *current, tcb *next);
23
        Implementation of swtch(current, next):
24
25
26
            # gcc x86-64 calling convention:
            # on entering swtch():
27
            # register %rdi holds first argument to the function ("current")
28
            # register %rsi holds second argument to the function ("next")
29
30
31
            # Save call-preserved (aka "callee-saved") regs of 'current'
            pushq %rbp
32
33
            pushq %rbx
34
            pushq %r12
            pushq %r13
35
36
            pushq %r14
            pushq %r15
37
38
            # store old stack pointer, for when we swtch() back to "current" later
39
            movq %rsp, (%rdi)
                                                      # %rdi->saved_rsp = %rsp
41
            movq (%rsi), %rsp
                                                     # %rsp = %rsi->saved_rsp
42
            # Restore call-preserved (aka "callee-saved") regs of 'next'
43
44
            popq %r15
45
            popq %r14
46
            popq %r13
47
            popq %r12
48
            popq %rbx
49
            popq %rbp
50
            # Resume execution, from where "next" was when it last entered swtch()
52
53
54
```

```
56 2. Example use of swtch(): the yield() call.
57
       A thread is going about its business and decides that it's executed for
58
       long enough. So it calls yield(). Conceptually, the overall system needs
59
60
       to now choose another thread, and run it:
62
       void yield() {
63
           tcb* next = pick_next_thread(); /* get a runnable thread */
64
65
           tcb* current = get_current_thread();
66
67
            swtch(current, next);
68
            /* when 'current' is later rescheduled, it starts from here */
69
70
71
72
   3. How do context switches interact with I/O calls?
73
       This assumes a user-level threading package.
74
75
       The thread calls something like "fake_blocking_read()". This looks
76
77
       to the _thread_ as though the call blocks, but in reality, the call
78
       is not blocking:
79
       int fake_blocking_read(int fd, char* buf, int num) {
80
81
           int nread = -1;
82
83
           while (nread == -1) {
84
85
                /* this is a non-blocking read() syscall */
86
87
                nread = read(fd, buf, num);
88
                if (nread == -1 && errno == EAGAIN) {
89
90
                     * read would block. so let another thread run
91
                     * and try again later (next time through the
92
                     * loop).
93
                    yield();
95
96
97
           }
99
           return nread;
100
101
102
103
104
```

swtch.txt

Sep 04, 2023 10:32