

LAST CLASS

① PAGE FAULTS

↳ WHAT THEY ARE

→ HOW THEY OCCUR

→ INFORMATION THEY PROVIDE

↳ FAULTING ADDRESS (CR2)

→ WAY THE FAULT OCCURRED


② USES

① COPY-ON-WRITE

TODAY

USES ◦ DEMAND PAGING

Goal





Why?

- ① LOADING EXECUTABLES
- ↑↑
- ② MMAP(2)
- ③ USING MORE MEMORY THAN PHYSICALLY AVAILABLE

How?


- ① PF OCCURS
 - ↳ CHECK IF PAGE SHOULD BE LOADED FROM DISK
- ② ALLOCATE PHYSICAL PAGE
 - CHECK IF **FREE PHYSICAL PAGES** ARE AVAILABLE
 - ↳ EVICT TO FREE PHYSICAL PAGES

YES → ALLOCATE PAGE ←

③ LOAD & MAP

mldev/2070

EVICTON



TODAY'S QUESTION: ° WHAT PAGE TO EVICT?

PAGE REPLACEMENT POLICY

ASIDE: ° DOES THIS EVEN MATTER ANYMORE?

- CDNS

- DATABASES

... ..

POLICIES

◦ FIFO ◦ FIRST IN FIRST OUT

◦ MIN (OPTIMAL) ◦ CLAIRVOYANT (KNOWS THE FUTURE)
EVICT PAGE THAT WON'T BE ACCESSED
FOR THE LONGEST TIME

EXAMPLE

3 PHYSICAL PAGES

ACCESS: ABC ABD ADB CB
← Page

FIFO

	A	B	C	A	B	D	A	D	B	C	B
P0	A			h		D	h			C	
P1		B			h	A					
P2			C						B	h	

OF PAGE-INS / MISSES

7 } 7/11

OF HITS

4

MIN

OF HITS

	A	B	C	A	B	D	A	D	B	C	B
P0	A			h			h			C	
P1		B			h				h	h	
P2			C			D		h			

OF PAGE-INS / MISSES 5 }
 # OF HITS 6 } 5/11

WHY IT MATTERS

Avg MEMORY ACCESS TIME = $P \cdot \text{Page fault time}$ + $(1-p) \cdot \text{memory access latency}$


Page-in/miss (pointing to P)

ASSUMPTION Memory Access Lat. \ll Page Fault Time
 ($\sim 100\text{ns}$) ($\sim 10\text{ms} = 10^7\text{ns}$)

LRU: Least Recently Used

	A	B	C	A	B	D	A	D	B	C	B
P0	A			h			h			C	
P1		B			h				h	h	
P2			C			D		h			

OF PAGE-INS / MISSES 5
 # OF HITS 6




TRADE-OFFS

- FIFO + Simple
- High miss rates
- ^{Min} OPT + Optimal
- ~~know~~ know the future
- LRU + Empirically close to Min
-

APPROXIMATING LRU - CLOCK

REFERENCE BIT (A)





MISCELLANEOUS

o BELADJI'S ANOMALY

↳ FIFO

A B C D A B E A B C D E

P₀

P₁

P₂

P₀

P₁

P₂

P₃


3 Hit

4 Hit


THRASHING

PAGE FAULTS FOR ACCOUNTING

Core i7 Page Table Translation



Core i7 Level 4 Page Table Entries



Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for this page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page

A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)

Page physical base address: 40 most significant bits of physical page address
(forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

Core i7 Level 1-3 Page Table Entries

63	62	52	51	12	11	9	8	7	6	5	4	3	2	1	0
XD	Unused	Page table physical base address			Unused	G	PS		A	CD	WT	U/S	R/W	P=1	
Available for OS														P=0	

Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.


WT: Write-through or write-back cache policy for the child page table.

A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size: if bit set, we have 2 MB or 1 GB pages (bit can be set in Level 2 and 3 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)


XD: Disable or enable instruction fetches from all pages reachable from this PTE.




- P** 0 The fault was caused by a non-present page.
 1 The fault was caused by a page-level protection violation.
- W/R** 0 The access causing the fault was a read.
 1 The access causing the fault was a write.
- U/S** 0 A supervisor-mode access caused the fault.
 1 A user-mode access caused the fault.
- RSVD** 0 The fault was not caused by reserved bit violation.
 1 The fault was caused by a reserved bit set to 1 in some
 paging-structure entry.
- I/D** 0 The fault was not caused by an instruction fetch.
 1 The fault was caused by an instruction fetch.
- PK** 0 The fault was not caused by protection keys.
 1 There was a protection-key violation.
- SGX** 0 The fault is not related to SGX.
 1 The fault resulted from violation of SGX-specific access-control
 requirements.

Figure 4-12. Page-Fault Error Code

End-to-end Core i7 Address Translation




Cute Trick for Speeding Up L1 Access



■ Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Cache carefully sized to make this possible: 64 sets, 64-byte cache blocks
- Means 6 bits for cache index, 6 for *cache* offset
- That's 12 bits; matches *VPO*, *PPO* → One reason pages are 2^{12} bits = 4 KB

Virtual Address Space of a Linux Process



```
labs / lab4 / k-hardware.c
Code Blame 810 lines (675 loc) · 27.9 KB
120 set_gate(&interrupt_descriptors[INT_TIMER], X86GATE_INTERRUPT, 0,
121 (uint64_t) timer_int_handler);
122
123 // GPF and page fault
124 set_gate(&interrupt_descriptors[INT_GPF], X86GATE_INTERRUPT, 0,
125 (uint64_t) gpf_int_handler);
126 set_gate(&interrupt_descriptors[INT_PAGEFAULT], X86GATE_INTERRUPT, 0,
127 (uint64_t) pagefault_int_handler);
128
129 // System calls get special handling.
130 // Note that the last argument is '3'. This means that unprivileged
131 // (level-3) applications may generate these interrupts.
132 for (unsigned i = INT_SYS; i < INT_SYS + 16; ++i) {
133     set_gate(&interrupt_descriptors[i], X86GATE_INTERRUPT, 3,
134             (uint64_t) sys_int_handlers[i - INT_SYS]);
135 }
136
137 labs / lab4 / k-exception.S
138
139 Code Blame 199 lines (168 loc) · 4.12 KB
140
141
142 generic_exception_handler:
143     pushq %gs
144     pushq %fs
145     pushq %r15
146     pushq %r14
147     pushq %r13
148     pushq %r12
149     pushq %r11
150     pushq %r10
151     pushq %r9
152     pushq %r8
153     pushq %rdi
154     pushq %rsi
155     pushq %rbp
156     pushq %rbx
157     pushq %rdx
158     pushq %rcx
159     pushq %rax
160     movq %rsp, %rdi
161     call exception
162     # `exception` should never return.
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
```

```
labs / lab4 / k-exception.S
Code Blame 199 lines (168 loc) · 4.12 KB
26     jmp kernel
27
28
29 # Interrupt handlers
30 .align 2
31
32 .globl gpf_int_handler
33 gpf_int_handler:
34     pushq $13 // trap number
35     jmp generic_exception_handler
36
37 .globl pagefault_int_handler
38 pagefault_int_handler:
39     pushq $14
40     jmp generic_exception_handler
41
42 .func set_sys_segment
43 .endfunc
44
45 .func set_gate
46 .endfunc
47
48
49
50
51
52
53
54
55
56
57
58
59
60 typedef enum pageowner {
61
62
63
64
65
66
67
68 void exception(x86_64_registers* reg) {
69     // Copy the saved registers into the `current` process descriptor
70     // and always use the kernel's page table.
71     current->p_registers = *reg;
72     set_pagetable(kernel_pagetable);
73
74     // It can be useful to log events using `log_printf`.
75     // Events logged this way are stored in the host's `log.txt` file.
76     /*log_printf("proc %d: exception %d\n", current->p_pid, reg->reg_intno);*/
77
78     // Show the current cursor location and memory state
79     // (unless this is a kernel fault).
80     console_show_cursor(cursorpos);
81     if (reg->reg_intno != INT_PAGEFAULT || (reg->reg_err & PFERR_USER)) {
82         check_virtual_memory();
83         memshow_physical();
84         memshow_virtual_animate();
85     }
86
87 #if TICK_LIMIT
88     if (ticks == TICK_LIMIT) {
89         poweroff();
90     }
91 }
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
```

```
labs / lab4 / kernel.c
Code Blame 575 lines (468 loc) · 18.2 KB
60 typedef enum pageowner {
61
62
63
64
65
66
67
68 void exception(x86_64_registers* reg) {
69     // Copy the saved registers into the `current` process descriptor
70     // and always use the kernel's page table.
71     current->p_registers = *reg;
72     set_pagetable(kernel_pagetable);
73
74     // It can be useful to log events using `log_printf`.
75     // Events logged this way are stored in the host's `log.txt` file.
76     /*log_printf("proc %d: exception %d\n", current->p_pid, reg->reg_intno);*/
77
78     // Show the current cursor location and memory state
79     // (unless this is a kernel fault).
80     console_show_cursor(cursorpos);
81     if (reg->reg_intno != INT_PAGEFAULT || (reg->reg_err & PFERR_USER)) {
82         check_virtual_memory();
83         memshow_physical();
84         memshow_virtual_animate();
85     }
86
87 #if TICK_LIMIT
88     if (ticks == TICK_LIMIT) {
89         poweroff();
90     }
91 }
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
```