

CSCI-UA.0201

Computer Systems Organization

Memory Management – Virtual Memory

Thomas Wies

wies@cs.nyu.edu

<https://cs.nyu.edu/wies>

Virtual Memory and Isolation

Isolation

User applications



Operating system



MacOS



Software

Hardware

CPU

Memory


I/O

Isolation

User applications



Operating system



Software

MacOS

Hardware

CPU

Memory

I/O

Isolation

User applications



Operating system



Software

MacOS

Hardware

CPU

Memory


I/O

Isolation – Enforced separation to contain effects of failures

Isolation

The unit of isolation

User applications



Operating system



Software

Hardware

CPU

Memory


I/O

Isolation – Enforced separation to contain effects of failures

Process


- An instance of a computer program that is being executed
- Program vs. Process
 - Program: a passive collection of instructions
 - Process: the actual execution of those instructions
- Different processes have different process id
 - `getpid()`: function that returns id of current process
 - Command `ps`: list all processes

Isolation



To run a program, OS starts a process and provide services through system calls (`getpid()`, `fopen()`).


Our "Mental Model" of Memory




Processes Share the Same Physical Address Space

- The requirements:
 - Different processes use the same address to store their local code/data.
 - One process can not access another process' memory
- Why
 - **Isolation**: prevent process X from damaging process Y
 - **Security**: prevent process X from spying on process Y
 - **Simplicity**: Systems (OS/Compiler) can handle different processes with the same code. (etc. linking or loading)
- How
 - **Virtual Memory**

Real System – Virtual Addressing Memory Management Unit (MMU)



Real System – Virtual Addressing Memory Management Unit (MMU)




Address Translation – Strawman

- MMU has a mapping table at byte granularity
 - Map each virtual address into a physical address

MMU

Virtual address	Physical address
...	
0x39	0x11
0x38	0x10
...	




Address Translation – Strawman

- MMU has a mapping table at byte granularity
 - Map each virtual address into a physical address

MMU

Virtual address	Physical address
...	
0x39	0x11
0x38	0x10
...	

What is the size of mapping table?



Address Translation – Strawman


- MMU has a mapping table at byte granularity
 - Map each virtual address into a physical address

MMU

Virtual address	Physical address
...	
0x39	0x11
0x38	0x10
...	

What is the size of mapping table?


Size of virtual address space 2^{64}




Address Translation – Page

- Observation
 - Both virtual memory space and physical memory space are contiguous
- Build the mapping at coarse granularity
 - split the virtual/physical memory space into contiguous blocks of the same size
 - blocks are called **pages**
 - **page table** maps the virtual pages to physical pages

Address Translation – Page-based




Virtual Memory Space
(conceptual memory space)




Physical Memory Space
(real memory space)
e.g. 4GB

Address Translation – Page-based




Virtual Memory Space
(conceptual memory space)



Physical Memory Space
(real memory space)
e.g. 4GB

Address Translation – Page-based




Virtual Memory Space
(conceptual memory space)




Virtual page # (VPN)	Physical page # (PPN)
VP0	PP10
VP1	PP0
...	

Page Table




Physical Memory Space
(real memory space)
e.g. 4GB


Address Translation – Page-based




Address Translation – Page-based



Address Translation – Page-based




Address Translation – Page-based




Address Translation

- Virtual Address → Physical Address
 - Calculate the virtual page number
 - Locate the data from the according physical page
- Memory address width: 64 bits
- Page size: 4 KB (2^{12})


Virtual address layout




Address Translation – Page-based



Address Translation – Page-based



Page table entries encode permission information



VP0	PP1
VP1	PP3
VP2	PP4
VP4	PP0
VP5	PP3
VP6	PP2

P[0]	8 byte page table entry (PTE)
P[1]	...
P[3]	
P[4]	
P[5]	

Conceptual Page Table

Actual Page Table

How many PTEs per page?

Advanced Topics

- Multi-level page tables
- Demand paging
- Accelerating address translation

Multi-level Page Tables

- Problem with 1-level page table:
 - For 64-bit address space and 4KB page size, what is the number of page table entries required for translation?

$$\frac{2^{64}}{2^{12}} = 2^{52}$$

← # of bytes addressable in 64-bit address space



← # of pages in 64-bit address space
= # of page table entries required

← page size


Multi-level Page Tables

- Problem
 - how to reduce # of page table entries required?
- Solution
 - multi-level page table
 - x86-64 supports 4-level page table



Multi-level Page Tables on x86_64



Multi-level Page Tables on x86_64




Multi-level Page Tables on x86_64




Virtual Address: 0x0102001ffa8

Multi-level Page Tables on x86_64




Virtual Address: 0x0102001ffa8

Multi-level Page Tables on x86_64




Multi-level Page Tables on x86_64




Virtual Address: 0x0102001ffa8


Multi-level Page Tables on x86_64




Multi-level Page Tables on x86_64



Multi-level Page Tables on x86_64




Multi-level Page Tables on x86_64



Review Virtual Address

- How can each process have the same virtual address space?
 - OS sets up a separate page table for each process
 - When executing a process p , MMU uses p 's page table to do address translation.

Virtual Address Space for Each Process



Question

Question

- Why does multi-level page table reduce page table size?

Question



- Why does multi-level page table reduce page table size?
- **Answer:**
 - 4-level page table is not fully occupied.
 - Demand paging: OS constructs page table on demand.

Demand Paging

- Memory Allocation (e.g., $p = \text{sbrk}(8192)$)
- User program to OS:
 - Declare a virtual address range from p to $p + 8192$ for use by the current process.
- OS' actions:
 - Allocate the physical page and populate the page table.

Demand Paging

```
→ char * p = (char*) sbrk(8192); // p is 0x0102001ffa8  
   p[0] = 'c'  
   p[4096] = 's'
```




1. OS adds [p, p+8192) to the process' virtual address info

current process' page table

Demand Paging

```
char * p = (char*) sbrk(8192); // p is 0x0102001ffa8  
→ p[0] = 'c'  
   p[4096] = 's'
```




current process' page table

1. OS adds [p, p+8192) to the process' virtual address info
2. MMU tells OS entry 1 is missing in the page at level 0. (Page fault)

Demand Paging

```
char * p = (char*) sbrk(8192); // p is 0x0102001ffa8  
→ p[0] = 'c'  
   p[4096] = 's'
```




current process' page table

1. OS adds [p, p+8192) to the process' virtual address info
2. MMU tells OS entry 1 is missing in the page at level 0. (*Page fault*)
3. OS constructs the mapping for the address. (*Page fault handler*)

Demand Paging


```
char * p = (char*) sbrk(8192); // p is 0x0102001ffa8  
→ p[0] = 'c'  
   p[4096] = 's'
```



3. OS constructs the mapping for the address. (*Page fault handler*)

Demand Paging

```
char * p = (char*) sbrk(8192); // p is 0x0102001ffa8  
→ p[0] = 'c'  
   p[4096] = 's'
```




current process' page table

4. OS tells the CPU to resume execution

Demand Paging

```
char * p = (char*) sbrk(8192); // p is 0x0102001ffa8  
p[0] = 'c'  
→ p[4096] = 's'
```




current process' page table

- 5. MMU translates address again and accesses the physical memory.

Demand Paging

```
char * p = (char*) sbrk(8192); // p is 0x0102001ffa8  
p[0] = 'c'  
→ p[4096] = 's' // p+4096 is 0x01020020fa8
```



current process' page table

- 2. MMU tells OS entry 1 is missing in the page at level 0. (Page fault)