

# Proof of mutual-exclusion and non-starvation of a program: PostgreSQL

Jade Alglave (MSR-Cambridge, UCL, UK)

Patrick Cousot (NYU, Emer. ENS, PSL)

Dagstuhl Seminar 16471

<http://www.dagstuhl.de/16471>

Concurrency with Weak Memory Models: Semantics, Languages,  
Compilation, Verification, Static Analysis, and Synthesis

November 22 , 2016

# PostgreSQL

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: do
```

```
2:   do
```

```
3:     r[] Rl0 latch0
```

```
4:     while (Rl0=0)
```

```
5:     w[] latch0 0
```

```
6:     r[] Rf0 flag0
```

```
7:     if (Rf0≠0) then
```

```
8:       (* critical section *)
```

```
       w[] flag0 0
```

```
9:       w[] flag1 1
```

```
10:      w[] latch1 1
```

```
11:    fi
```

```
12:  while true
```

```
13:
```

```
21:do
```

```
22:  do
```

```
23:    r[] Rl1 latch1
```

```
24:    while (Rl1=0)
```

```
25:    w[] latch1 0
```

```
26:    r[] Rf1 flag1
```

```
27:    if (Rf1≠0) then
```

```
28:      (* critical section *)
```

```
      w[] flag1 0
```

```
29:      w[] flag0 1
```


```
30:      w[] latch0 1
```

```
31:    fi
```


```
32:  while true
```

```
33:
```

# Methodology




# Methodology




# Methodology


WCM




# Methodology



# Methodology




# Methodology





# Conditional invariance proof: Mutual exclusion

# Algorithm



# PostgreSQL

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do {i}
2:   do {ji}
3:     r[] Rl0 latch0 { $\rightsquigarrow$   $L0_{j_i}^i$ }
4:     while (Rl0=0) {ki}
5:     w[] latch0 0
6:     r[] Rf0 flag0 { $\rightsquigarrow$   $F0^i$ }
7:     if (Rf0 $\neq$ 0) then
8:       (* critical section *)
9:       w[] flag0 0
10:      w[] flag1 1
11:      w[] latch1 1
12:     fi
13:   while true
14:
21:do {l}
22:  do {ml}
23:    r[] Rl1 latch1 { $\rightsquigarrow$   $L1_{m_l}^l$ }
24:    while (Rl1=0) {nl}
25:    w[] latch1 0
26:    r[] Rf1 flag1 { $\rightsquigarrow$   $F1^l$ }
27:    if (Rf1 $\neq$ 0) then
28:      (* critical section *)
29:      w[] flag1 0
30:      w[] flag0 1
31:      w[] latch0 1
32:    fi
33:  while true
34:
```

# Stamps

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 { $\rightsquigarrow$   $L0_{j_i}^i$ }
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 { $\rightsquigarrow$   $F0^i$ }
7:     if (Rf0 $\neq$ 0) then
8:       (* critical section *)
9:       w[] flag0 0
10:      w[] flag1 1
11:     fi
12: while true
13:
21: do {l}
22:   do {m_l}
23:     r[] Rl1 latch1 { $\rightsquigarrow$   $L1_{m_l}^l$ }
24:     while (Rl1=0) {n_l}
25:     w[] latch1 0
26:     r[] Rf1 flag1 { $\rightsquigarrow$   $F1^l$ }
27:     if (Rf1 $\neq$ 0) then
28:       (* critical section *)
29:       w[] flag1 0
30:      w[] flag0 1
31:     fi
32: while true
33:
```

Ensure that events are unique (your choice)

# Variables in Hoare logic & L/O-G

- program variables: `int x;`
- in predicates you need to name the value of variable  $x$  to express properties of this value of  $x$ :
  - `valueof(x)`
  - $x$
- WCM: no notion of “the” value of a shared variable  $x$
- The only way to know something about “the” value of a shared variable  $x$  is to read it
- **Pythia variable**: name given to the read value
- Not necessary in the semantics, only in assertions (but we put them in the semantics)


# Pythia variables

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 { $\rightsquigarrow L0_{j_i}^i$ }
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 { $\rightsquigarrow F0^i$ }
7:     if (Rf0 $\neq$ 0) then
8:       (* critical section *)
9:       w[] flag0 0
10:      w[] flag1 1
11:      w[] latch1 1
12: fi
13: while true
14:
```

```
21: do {l}
22:   do {m_l}
23:     r[] Rl1 latch1 { $\rightsquigarrow L1_{m_l}^l$ }
24:     while (Rl1=0) {n_l}
25:     w[] latch1 0
26:     r[] Rf1 flag1 { $\rightsquigarrow F1^l$ }
27:     if (Rf1 $\neq$ 0) then
28:       (* critical section *)
29:       w[] flag1 0
30:       w[] flag0 1
31:       w[] latch0 1
32: fi
33: while true
34:
```

# Invariant specification $S_{inv}$



# Mutual exclusion

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: do {i}
2:   do {j_i}
3:     r[] Rl0 latch0 { $\rightsquigarrow L0_{j_i}^i$ }
4:     while (Rl0=0) {k_i}
5:     w[] latch0 0
6:     r[] Rf0 flag0 { $\rightsquigarrow F0^i$ }
7:     if (Rf0 $\neq$ 0) then
8:        $\neg$ at{28}
          (* critical section *)
          w[] flag0 0
9:       w[] flag1 1
10:      w[] latch1 1
11:     fi
12:  while true
13:

21:do {l}
22:  do {m_l}
23:    r[] Rl1 latch1 { $\rightsquigarrow L1_{m_l}^l$ }
24:    while (Rl1=0) {n_l}
25:    w[] latch1 0
26:    r[] Rf1 flag1 { $\rightsquigarrow F1^l$ }
27:    if (Rf1 $\neq$ 0) then
28:       $\neg$ at{8}
          (* critical section *)
          w[] flag1 0
29:      w[] flag0 1
30:      w[] latch0 1
31:    fi
32:  while true
33:
```

(invariant  $S_{i_{NV}}$  is elsewhere true)



**Analytic semantics =  
Anarchic semantics +  
communication constraints**

# Analytically semantics with cuts

```


0: { x = 0; y = 0; }
P0  || P1      ;
1:r[] r1 x  || 11:r[] r2 y;
2:w[] y 1  || 12:w[] x 1 ;
3:         || 13:         ;
    
```

- Anarchic semantics: set of executions:


$$\pi = \zeta \times \pi \times rf$$

- $\zeta$  is the *computation*
- $\pi$  is the *cut sequence*
- $rf$  is the *communication*


- Communication semantics: restrictions on  $rf$  in cat



# Local invariants




# Local invariant



- Attached to each program point  $l$  of each process  $p$
- Depends on
  - Program points of all other processes  $\kappa$
  - Stamps  $\theta$  of all processes
  - Local registers of all processes  $\rho$
  - Pythia variables  $\nu$
  - Communications (rf)

# Communication relation rf

- rf: relation between write and read events
- Each rf is encoded by  $\Gamma$ , a set of pairs



- $\Gamma \in \Gamma$ . (the set of all possible communications rf)

# Anarchic communications

# Anarchic communications

- Any read can read from any write on the same shared variable (location)

$$RL0_{j_i}^i \triangleq \{ \text{rf}\langle LO_{j_i}^i, \langle 0:, -, 0 \rangle \rangle, \text{rf}\langle LO_{j_i}^i, \langle 5:, i_5, 0 \rangle \rangle, \text{rf}\langle LO_{j_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \mid i_5 \in \mathbb{N} \wedge \ell_{30} \in \mathbb{N} \}$$

<pre> 0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: do {i} 2:   do {j_i} 3:     r[] Rl0 latch0 {↗ L0_{j_i}^i} 4:     while (Rl0=0) {k_i} 5:     w[] latch0 0 6:     r[] Rf0 flag0 {↗ F0^i} 7:     if (Rf0≠0) then 8:       (* critical section *) 9:         w[] flag0 0 10:        w[] flag1 1 11:       w[] latch1 1 12:     fi 13:   while true </pre>	<pre> 21:do {l} 22:  do {m_l} 23:    r[] Rl1 latch1 {↗ L1_{m_l}^l} 24:    while (Rl1=0) {n_l} 25:    w[] latch1 0 26:    r[] Rf1 flag1 {↗ F1^l} 27:    if (Rf1≠0) then 28:      (* critical section *) 29:        w[] flag1 0 30:        w[] flag0 1 31:      w[] latch0 1 32:    fi 33:  while true </pre>
---	---

# Anarchic communications

- Possible communications for each read at each stamp (point in the execution):

$$\text{RL0}_{j_i}^i \triangleq \{\text{rf}\langle \text{L0}_{j_i}^i, \langle 0:, -, 0 \rangle \rangle, \text{rf}\langle \text{L0}_{j_i}^i, \langle 5:, i_5, 0 \rangle \rangle, \text{rf}\langle \text{L0}_{j_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \mid i_5 \in \mathbb{N} \wedge \ell_{30} \in \mathbb{N}\}$$

$$\text{RF0}^i \triangleq \{\text{rf}\langle \text{F0}^i, \langle 0:, -, 0 \rangle \rangle, \text{rf}\langle \text{F0}^i, \langle 8:, i_8, 0 \rangle \rangle, \text{rf}\langle \text{F0}^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \mid i_8 \in \mathbb{N} \wedge \ell_{29} \in \mathbb{N}\}$$

$$\text{RL1}_{m_\ell}^\ell \triangleq \{\text{rf}\langle \text{L1}_{m_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle, \text{rf}\langle \text{L1}_{m_\ell}^\ell, \langle 25:, \ell_{25}, 0 \rangle \rangle, \text{rf}\langle \text{L1}_{m_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \mid \ell_{25} \in \mathbb{N} \wedge i_{10} \in \mathbb{N}\}$$

$$\text{RF1}^\ell \triangleq \{\text{rf}\langle \text{F1}^\ell, \langle 0:, -, 1 \rangle \rangle, \text{rf}\langle \text{F1}^\ell, \langle 28:, \ell_{28}, 0 \rangle \rangle, \text{rf}\langle \text{F1}^\ell, \langle 9:, i_9, 1 \rangle \rangle \mid \ell_{28} \in \mathbb{N} \wedge i_9 \in \mathbb{N}\}$$


- Anarchic communications:

$$\bar{\Gamma} = \{ \{ \text{rl0}_{j_i}^i, \text{rf0}^i, \text{rl1}_{m_\ell}^\ell, \text{rf1}^\ell \mid i \in \mathbb{N} \wedge j_i \in [0, k_i] \wedge \ell \in \mathbb{N} \wedge j \in [0, n_\ell] \} \mid \forall i \in \mathbb{N} . \forall j_i \in [1, k_i] . \text{rl0}_{j_i}^i \in \text{RL0}_{j_i}^i \wedge \text{rf0}^i \in \text{RF0}^i \wedge \forall \ell \in \mathbb{N} . \forall m_\ell \in [1, m_\ell] . \text{rl1}_{m_\ell}^\ell \in \text{RL1}_{m_\ell}^\ell \wedge \text{rf1}^\ell \in \text{RF1}^\ell \}$$

- Anarchic semantics:  $\Gamma \in \bar{\Gamma}$
- WCM semantics:  $\Gamma \in \Gamma, \Gamma \subseteq \bar{\Gamma}$



# Inductive invariant $S_{ind}$



# Inductive invariant

- $S_{ind}$  is inductive under hypothesis  $S_{com}$  iff, assuming  $S_{com}$ , we have:
  - $S_{ind}$  is true at the beginning of an execution
  - If  $S_{ind}$  is true during execution it remains true after one more computation or communication step

- $S_{inv}$  holds under hypothesis  $S_{com}$

$$S_{ind} \Rightarrow S_{inv}$$

---

$$S_{com} \Rightarrow S_{inv}$$

# Inductive invariant

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {Γ ∈ Γ}
   do {i}
2:   {Γ ∈ Γ}
   do {j_i}
3:     {Γ ∈ Γ}
     r[] Rl0 latch0 {↘ L0ij_i}
4:     {Γ ∈ Γ ∧ Rl0 = L0ij_i ∧ (rORl0ij_i[Γ] ∨ r1Rl0ij_i[Γ])}
     while (Rl0=0) {k_i}
5:     {Γ ∈ Γ ∧ r1Rl0ik_i[Γ]}
     w[] latch0 0
6:     {Γ ∈ Γ ∧ r1Rl0ik_i[Γ]}
     r[] Rf0 flag0 {↘ F0i}
7:     {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ Rf0 = F0i
      ∧ (rORf0i[Γ] ∨ r1Rf0i[Γ])}
     if (Rf0≠0) then
8:       {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ r1Rf0i[Γ]}
       (* critical section *)
       w[] flag0 0
9:       {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ r1Rf0i[Γ]}
       w[] flag1 1
10:      {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ r1Rf0i[Γ]}
      w[] latch1 1
11:      {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ r1Rf0i[Γ]}
      fi
12:     {Γ ∈ Γ}
     while true
13: {false}

```

```

21: {Γ ∈ Γ}
    do {ℓ}
22:   {Γ ∈ Γ}
    do {m_ℓ}
23:     {Γ ∈ Γ}
     r[] Rl1 latch1 {↘ L1ℓm_ℓ}
24:     {Γ ∈ Γ ∧ Rl1 = L1ℓm_ℓ ∧ (rORl1ℓm_ℓ[Γ] ∨ r1Rl1ℓm_ℓ[Γ])}
     while (Rl1=0) {n_ℓ}
25:     {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ]}
     w[] latch1 0
26:     {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ]}
     r[] Rf1 flag1 {↘ F1ℓ}
27:     {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ Rf1 = F1ℓ
      ∧ (rORf1ℓ[Γ] ∨ r1Rf1ℓ[Γ])}
     if (Rf1≠0) then
28:       {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ r1Rf1ℓ[Γ]}
       (* critical section *)
       w[] flag1 0
29:       {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ r1Rf1ℓ[Γ]}
       w[] flag0 1
30:       {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ r1Rf1ℓ[Γ]}
       w[] latch0 1
31:       {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ r1Rf1ℓ[Γ]}
       fi
32:     {Γ ∈ Γ}
     while true
33: {false}

```

# Inductive invariant

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: {Γ ∈ Γ}
   do {i}
2:  {Γ ∈ Γ}
   do {j_i}
3:  {Γ ∈ Γ}
   r[] Rl0 latch0 {↗ L0ij_i}
4:  {Γ ∈ Γ ∧ Rl0 = L0ij_i ∧ (rORl0ij_i[Γ] ∨ r1Rl0ij_i[Γ])}
   while (Rl0=0) {k_i}
5:  {Γ ∈ Γ ∧ r1Rl0ik_i[Γ]}
   w[] latch0 0
6:  {Γ ∈ Γ ∧ r1Rl0ik_i[Γ]}
   r[] Rf0 flag0 {↗ F0i}
7:  {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ Rf0 = F0i
     ∧ (rORf0i[Γ] ∨ r1Rf0i[Γ])}
   if (Rf0≠0) then
8:    {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ r1Rf0i[Γ]}
     (* critical section *)
     w[] flag0 0
9:    {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ r1Rf0i[Γ]}
     w[] flag1 1
10:   {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ r1Rf0i[Γ]}
     w[] latch1 1
11:   {Γ ∈ Γ ∧ r1Rl0ik_i[Γ] ∧ r1Rf0i[Γ]}
   fi
12:  {Γ ∈ Γ}
   while true
13: {false}
```

```
21: {Γ ∈ Γ}
    do {l}
22: {Γ ∈ Γ}
```

Possible communications

$Rl1^{\ell}_m[\Gamma]$

```
w[] latch1 0
26: {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ]}
    r[] Rf1 flag1 {↗ F1ℓ}
27: {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ Rf1 = F1ℓ
     ∧ (rORf1ℓ[Γ] ∨ r1Rf1ℓ[Γ])}
    if (Rf1≠0) then
28:   {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ r1Rf1ℓ[Γ]}
     (* critical section *)
     w[] flag1 0
29:   {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ r1Rf1ℓ[Γ]}
     w[] flag0 1
30:   {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ r1Rf1ℓ[Γ]}
     w[] latch0 1
31:   {Γ ∈ Γ ∧ r1Rl1ℓn_ℓ[Γ] ∧ r1Rf1ℓ[Γ]}
    fi
32:  {Γ ∈ Γ}
    while true
33: {false}
```

# Inductive invariant

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: {Γ ∈ Γ}    do {i} 2:  {Γ ∈ Γ}    do {j_i} 3:  {Γ ∈ Γ}    r[] Rl0 latch0 {↗ L0<sup>i</sup><sub>j_i</sub>} 4:  {Γ ∈ Γ ∧ Rl0 = L0<sup>i</sup><sub>j_i</sub> ∧ (rORl0<sup>i</sup><sub>j_i</sub>[Γ] ∨ r1Rl0<sup>i</sup><sub>j_i</sub>[Γ])}    while (Rl0=0) {k_i} 5:  {Γ ∈ Γ ∧ r1Rl0<sup>i</sup><sub>k_i</sub>[Γ]}    w[] latch0 0 6:  {Γ ∈ Γ ∧ r1Rl0<sup>i</sup><sub>k_i</sub>[Γ]}    r[] Rf0 flag0 {↗ F0<sup>i</sup>} 7:  {Γ ∈ Γ ∧ r1Rl0<sup>i</sup><sub>k_i</sub>[Γ] ∧ Rf0 = F0<sup>i</sup>    ∧ (rORf0<sup>i</sup>[Γ] ∨ r1Rf0<sup>i</sup>[Γ])}    if (Rf0 ≠ 0) then 8:  {Γ ∈ Γ}    (* critical section *)    w[] latch1 1 9:  {Γ ∈ Γ}    w[] latch0 1 10: {Γ ∈ Γ}    w[] latch1 0 11: {Γ ∈ Γ}    fi 12: {Γ ∈ Γ}    while true 13: {false} </pre>	<pre> 21: {Γ ∈ Γ}    do {ℓ} 22: {Γ ∈ Γ}    do {m_ℓ} 23: {Γ ∈ Γ}    r[] Rl1 latch1 {↗ L1<sup>ℓ</sup><sub>m_ℓ</sub>} 24: {Γ ∈ Γ ∧ Rl1 = L1<sup>ℓ</sup><sub>m_ℓ</sub> ∧ (rORl1<sup>ℓ</sup><sub>m_ℓ</sub>[Γ] ∨ r1Rl1<sup>ℓ</sup><sub>m_ℓ</sub>[Γ])}    while (Rl1=0) {n_ℓ} 25: {Γ ∈ Γ ∧ r1Rl1<sup>ℓ</sup><sub>n_ℓ</sub>[Γ]}    w[] latch1 0 26: {Γ ∈ Γ ∧ r1Rl1<sup>ℓ</sup><sub>n_ℓ</sub>[Γ]}    r[] Rf1 flag1 {↗ F1<sup>ℓ</sup>} 27: {Γ ∈ Γ ∧ r1Rl1<sup>ℓ</sup><sub>n_ℓ</sub>[Γ] ∧ Rf1 = F1<sup>ℓ</sup>    ∧ (rORf1<sup>ℓ</sup>[Γ] ∨ r1Rf1<sup>ℓ</sup>[Γ])}    if (Rf1 ≠ 0) then 28: {Γ ∈ Γ}    (* critical section *)    w[] latch0 1 29: {Γ ∈ Γ}    w[] latch1 1 30: {Γ ∈ Γ}    w[] latch0 0 31: {Γ ∈ Γ}    fi 32: {Γ ∈ Γ}    while true 33: {false} </pre>
--	---

Register assignment of  
 the Pythia variable  
 after read event

# Inductive invariant

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {Γ ∈ Γ}
   do {i}
2:  {Γ ∈ Γ}
   do {j_i}
3:  {Γ ∈ Γ}
   r[] R10 latch0 {↔ L0_{j_i}^i}
4:  {Γ ∈ Γ ∧ R10 = L0_{j_i}^i ∧ (rOR10_{j_i}^i[Γ] ∨ r1R10_{j_i}^i[Γ])}
   while (R10=0) {k_i}
5:  {Γ ∈ Γ ∧ r1R10_{k_i}^i[Γ]}
   w[] latch0 0

```

```

21: {Γ ∈ Γ}
    do {l}
22:  {Γ ∈ Γ}
    do {m_ℓ}
23:  {Γ ∈ Γ}
    r[] R11 latch1 {↔ L1_{m_ℓ}^ℓ}
24:  {Γ ∈ Γ ∧ R11 = L1_{m_ℓ}^ℓ ∧ (rOR11_{m_ℓ}^ℓ[Γ] ∨ r1R11_{m_ℓ}^ℓ[Γ])}
    while (R11=0) {n_ℓ}
25:  {Γ ∈ Γ ∧ r1R11_{n_ℓ}^ℓ[Γ]}
    w[] latch1 0

```

Possible values of Pythia variables depending on communications

$$rOR10_{j_i}^i[\Gamma] \triangleq (\mathbf{rf}\langle L0_{j_i}^i, \langle 0:, -, 0 \rangle \rangle \in \Gamma \wedge L0_{j_i}^i = 0) \vee (\exists i_5 \in \mathbb{N} . \mathbf{rf}\langle L0_{j_i}^i, \langle 5:, i_5, 0 \rangle \rangle \in \Gamma \wedge L0_{j_i}^i = 0)$$

$$r1R10_{j_i}^i[\Gamma] \triangleq (\exists \ell_{30} \in \mathbb{N} . \mathbf{rf}\langle L0_{j_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge L0_{j_i}^i = 1)$$

```

w[] flag0 0
9:  {Γ ∈ Γ ∧ r1R10_{k_i}^i[Γ] ∧ r1Rf0^i[Γ]}
   w[] flag1 1
10: {Γ ∈ Γ ∧ r1R10_{k_i}^i[Γ] ∧ r1Rf0^i[Γ]}
    w[] latch1 1
11: {Γ ∈ Γ ∧ r1R10_{k_i}^i[Γ] ∧ r1Rf0^i[Γ]}
    fi
12: {Γ ∈ Γ}
    while true
13: {false}


```

```

w[] flag1 0
29: {Γ ∈ Γ ∧ r1R11_{n_ℓ}^ℓ[Γ] ∧ r1Rf1^ℓ[Γ]}
    w[] flag0 1
30: {Γ ∈ Γ ∧ r1R11_{n_ℓ}^ℓ[Γ] ∧ r1Rf1^ℓ[Γ]}
    w[] latch0 1
31: {Γ ∈ Γ ∧ r1R11_{n_ℓ}^ℓ[Γ] ∧ r1Rf1^ℓ[Γ]}
    fi
32: {Γ ∈ Γ}
    while true
33: {false}


```

# Communicated values



$$\begin{aligned}
 r0R10_{j_i}^i[\Gamma] &\triangleq (\text{rf}\langle L0_{j_i}^i, \langle 0:, -, 0 \rangle \rangle \in \Gamma \wedge L0_{j_i}^i = 0) \vee (\exists i_5 \in \mathbb{N} . \text{rf}\langle L0_{j_i}^i, \langle 5:, i_5, 0 \rangle \rangle \in \Gamma \wedge L0_{j_i}^i = 0) \\
 r1R10_{j_i}^i[\Gamma] &\triangleq (\exists \ell_{30} \in \mathbb{N} . \text{rf}\langle L0_{j_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge L0_{j_i}^i = 1) \\
 r0Rf0^i[\Gamma] &\triangleq (\text{rf}\langle F0^i, \langle 0:, -, 0 \rangle \rangle \in \Gamma \wedge F0^i = 0) \vee (\exists i_8 \in \mathbb{N} . \text{rf}\langle F0^i, \langle 8:, i_8, 0 \rangle \rangle \in \Gamma \wedge F0^i = 0) \\
 r1Rf0^i[\Gamma] &\triangleq (\exists \ell_{29} \in \mathbb{N} . \text{rf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma \wedge F0^i = 1) \\
 r0R11_{m_\ell}^\ell[\Gamma] &\triangleq (\exists \ell_{25} \in \mathbb{N} . \text{rf}\langle L1_{m_\ell}^\ell, \langle 25:, \ell_{25}, 0 \rangle \rangle \in \Gamma \wedge L1_{m_\ell}^\ell = 0) \\
 r1R11_{m_\ell}^\ell[\Gamma] &\triangleq (\text{rf}\langle L1_{m_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma \wedge L1_{m_\ell}^\ell = 1) \vee (\exists i_{10} \in \mathbb{N} . \text{rf}\langle L1_{m_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge L1_{m_\ell}^\ell = 1) \\
 r0Rf1^\ell[\Gamma] &\triangleq (\exists m_{28} \in \mathbb{N} . \text{rf}\langle F1^\ell, \langle 28:, m_{28}, 0 \rangle \rangle \in \Gamma \wedge F1^\ell = 0) \\
 r1Rf1^\ell[\Gamma] &\triangleq (\text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma \wedge F1^\ell = 1) \vee (\exists i_9 \in \mathbb{N} . \text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma \wedge F1^\ell = 1)
 \end{aligned}$$

# Communication specification





# Computational design of the communication specification

$$\begin{aligned}
& (\neg \mathcal{S}_{inv}(\Gamma, \Gamma)) \wedge \mathcal{S}_{ind}(\Gamma, \Gamma) \\
\triangleq & \text{at}\{8\} \wedge \text{at}\{28\} \wedge \mathcal{S}_{ind}(\Gamma, \Gamma) \quad \{\text{def. invariance specification } \mathcal{S}_{inv}\} \\
\Rightarrow & \text{at}\{8\} \wedge \text{at}\{28\} \wedge (\exists i, k_i, \ell, n_\ell \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{r1Rl0}_{k_i}^i[\Gamma] \wedge \\
& \text{r1Rf0}^i[\Gamma] \wedge \text{r1Rl1}_{n_\ell}^\ell[\Gamma] \wedge \text{r1Rf1}^\ell[\Gamma]) \quad \{\text{by invariant } \mathcal{S}_{ind}(\Gamma, \Gamma)\} \\
\Rightarrow & \text{at}\{8\} \wedge \text{at}\{28\} \wedge (\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29} \in \mathbb{N} . \Gamma \in \Gamma \wedge (\text{rf}\langle L0_{k_i}^i, \\
& \langle 30:, \ell_{30}, 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle L1_{n_\ell}^\ell, \\
& \langle 0:, -, 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma)) \vee \\
& (\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge (\text{rf}\langle L0_{k_i}^i, \langle 30:, \ell_{30}, \\
& 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle L1_{n_\ell}^\ell, \langle 0:, -, \\
& 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)) \vee \\
& (\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_{10} \in \mathbb{N} . \Gamma \in \Gamma \wedge (\text{rf}\langle L0_{k_i}^i, \langle 30:, \ell_{30}, \\
& 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, \\
& 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma)) \vee \\
& (\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_{10}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge (\text{rf}\langle L0_{k_i}^i, \langle 30:, \ell_{30}, \\
& 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, \\
& 1 \rangle \rangle \in \Gamma) \wedge (\text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)) \\
& \quad \{\text{def. r1Rl0}_{k_i}^i[\Gamma], \text{r1Rf0}^i[\Gamma], \text{r1Rl1}_{n_\ell}^\ell[\Gamma], \text{ and r1Rf1}^\ell[\Gamma], \text{rf}\langle x_\theta, \\
& \quad \langle \ell:, \theta', v \rangle \rangle \text{ implies that } x_\theta = v, A \wedge (B \vee C) = (A \wedge B) \vee \\
& \quad (A \wedge C), \exists \text{ distributes over } \vee, \text{ and } (\exists x . A(x)) \wedge B = \exists x . \\
& \quad (A(x) \wedge B) \text{ when } x \text{ is not free in } B\} \\
\Rightarrow & \text{at}\{8\} \wedge \text{at}\{28\} \wedge (\neg \mathcal{S}_{com_1}(\Gamma, \Gamma) \vee \neg \mathcal{S}_{com_2}(\Gamma, \Gamma) \vee \neg \mathcal{S}_{com_3}(\Gamma, \Gamma) \vee \\
& \neg \mathcal{S}_{com_4}(\Gamma, \Gamma)) \\
\Rightarrow & \neg \mathcal{S}_{com}(\Gamma, \Gamma)
\end{aligned}$$

# Computational design of the communication specification

- where

$$S_{com}(\Gamma, \bar{\Gamma}) \triangleq (\text{at}\{8\} \wedge \text{at}\{28\}) \implies (S_{com_1}(\Gamma, \bar{\Gamma}) \wedge S_{com_2}(\Gamma, \bar{\Gamma}) \wedge S_{com_3}(\Gamma, \bar{\Gamma}) \wedge S_{com_4}(\Gamma, \bar{\Gamma}))$$

$$S_{com_1} \triangleq \neg(\exists i, k_i, \ell, n_\ell, l_{30}, l_{29} \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma)$$

$$S_{com_2} \triangleq \neg(\exists i, k_i, \ell, n_\ell, l_{30}, l_{29}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)$$

$$S_{com_3} \triangleq \neg(\exists i, k_i, \ell, n_\ell, l_{30}, l_{29}, i_{10} \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma)$$

$$S_{com_4} \triangleq \neg(\exists i, k_i, \ell, n_\ell, l_{30}, l_{29}, i_{10}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)$$

- This proves  $S_{com}$  sufficient for correctness
- Counter-examples prove  $S_{com}$  necessary  $\implies S_{com}$  is the **weakest WCM requirement for correctness**

# Example of counter-example to $S_{com_1}$

<pre> 0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1:   do {i} 2:   do {j_i} 3:   r[] Rl0 latch0 {↗ L0<sup>i</sup><sub>j_i</sub>} 4:   while (Rl0=0) {k_i} 5:   w[] latch0 0 6:   r[] Rf0 flag0 {↗ F0<sup>i</sup>} 7:   if (Rf0≠0) then 8:   (* critical section *)   w[] flag0 0 9:   w[] flag1 1 10:   w[] latch1 1 11:   fi 12:   while true 13: </pre>	<pre> 21:   do {l} 22:   do {m_l} 23:   r[] Rl1 latch1 {↗ L1<sup>l</sup><sub>m_l</sub>} 24:   while (Rl1=0) {n_l} 25:   w[] latch1 0 26:   r[] Rf1 flag1 {↗ F1<sup>l</sup>} 27:   if (Rf1≠0) then 28:   (* critical section *)   w[] flag1 0 29:   w[] flag0 1 30:   w[] latch0 1 31:   fi 32:   while true 33: </pre>
--	--

cut

# Proof of mutual exclusion

- $S_{com}$  implies mutual exclusion (for any  $\Gamma$ )

$$(\neg S_{inv}(\Gamma, \Gamma) \wedge S_{ind}(\Gamma, \Gamma)) \implies \neg(S_{com}(\Gamma, \Gamma))$$


$$\implies S_{com}(\Gamma, \Gamma) \implies (S_{inv}(\Gamma, \Gamma) \vee \neg S_{ind}(\Gamma, \Gamma)) \quad \{\text{contraposition}\}$$

$$\implies S_{com}(\Gamma, \Gamma) \implies (S_{ind}(\Gamma, \Gamma) \implies S_{inv}(\Gamma, \Gamma)) \quad \{\text{implication}\}$$

$$\implies (S_{com}(\Gamma, \Gamma) \wedge S_{ind}(\Gamma, \Gamma)) \implies S_{inv}(\Gamma, \Gamma) \quad \{\text{implication}\}$$

$$\implies S_{com}(\Gamma, \bar{\Gamma}) \implies S_{inv}(\Gamma, \bar{\Gamma}) \quad \{\text{since } S_{com}(\Gamma, \bar{\Gamma}) \implies S_{ind}(\Gamma, \bar{\Gamma})\}$$

# Conditional invariance proof



# Sequential proof $\ell = \kappa$ and $p = q$

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }

1: { $\Gamma \in \Gamma$ }

|| 21: { $\Gamma \in \Gamma$ }

do { $i$ }

2: { $\Gamma \in \Gamma$ }

do { $j_i$ }

3: { $\Gamma \in \Gamma$ }

r[] R10 lat

4: { $\Gamma \in \Gamma \wedge R10$

while (R10=0)

5: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma]$ }

w[] latch0 0

6: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma]$

r[] Rf0 flag0 { $\rightsquigarrow F0^i$ }

7: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge Rf0 = F0^i$   
 $\wedge (r0Rf0^i[\Gamma] \vee r1Rf0^i[\Gamma])$ }

if (Rf0 $\neq$ 0) then

8: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }

(\* critical section \*)

w[] flag0 0

9: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }

w[] flag1 1

10: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }

w[] latch1 1

11: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }

fi

12: { $\Gamma \in \Gamma$ }

while true

13: {false}

For a *read instruction*  $\kappa : r[ts] R x \kappa'$ : (read)

$PRE_{p,r}^{\ell,\kappa}[\theta_r, \rho_r, \nu_r, rf] \wedge rf[\mathbf{w}(\langle q, \ell', \mathbf{w}[ts] x \textit{r-value}, \theta' \rangle, v),$   
 $\mathbf{r}(\langle r, \ell, r[ts] R x, \theta_r \rangle, \mathbf{x}_{\theta_r})] \in rf$

$\Rightarrow POST_{p,r}^{\ell,\kappa'}[\rho_r \leftarrow \rho_r[R := \mathbf{x}_{\theta_r}], \nu_r \leftarrow \nu_r[\mathbf{x}_{\theta_r} := v]]$

25: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma]$ }

w[] latch1 0

26: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma]$ }

r[] Rf1 flag1 { $\rightsquigarrow F1^\ell$ }

27: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge Rf1 = F1^\ell$   
 $\wedge (r0Rf1^\ell[\Gamma] \vee r1Rf1^\ell[\Gamma])$ }

if (Rf1 $\neq$ 0) then

28: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }

(\* critical section \*)

w[] flag1 0

29: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }

w[] flag0 1

30: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }

w[] latch0 1

31: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }

fi

32: { $\Gamma \in \Gamma$ }

while true

33: {false}

# Sequential proof $\ell = \kappa$ and $p = q$

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: { $\Gamma \in \Gamma$ }
   do { $i$ }
2:  { $\Gamma \in \Gamma$ }
   do { $j_i$ }
3:  { $\Gamma \in \Gamma$ }
   r[] R10 latch0
4:  { $\Gamma \in \Gamma \wedge R10$ }
   while (R10=0)
5:  { $\Gamma \in \Gamma \wedge r1R10^i$ }
   w[] latch0 0
6:  { $\Gamma \in \Gamma \wedge r1R10^i_{k_i}[\Gamma]$ }
   r[] Rf0 flag0 { $\rightsquigarrow F0^i$ }
7:  { $\Gamma \in \Gamma \wedge r1R10^i_{k_i}[\Gamma] \wedge Rf0 = F0^i$ 
       $\wedge (r0Rf0^i[\Gamma] \vee r1Rf0^i[\Gamma])$ }
   if (Rf0 $\neq$ 0) then
8:  { $\Gamma \in \Gamma \wedge r1R10^i_{k_i}[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
   (* critical section *)
   w[] flag0 0
9:  { $\Gamma \in \Gamma \wedge r1R10^i_{k_i}[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
   w[] flag1 1
10: { $\Gamma \in \Gamma \wedge r1R10^i_{k_i}[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
    w[] latch1 1
11: { $\Gamma \in \Gamma \wedge r1R10^i_{k_i}[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
    fi
12: { $\Gamma \in \Gamma$ }
    while true
13: {false}
```

```
21: { $\Gamma \in \Gamma$ }
    do { $\ell$ }
22: { $\Gamma \in \Gamma$ }
    do { $m_\ell$ }
```

For a *test instruction*  $\kappa : b[ts]$  operation  $l_t \kappa'$ : (test)

$$\text{PRE}_{p,r}^{\ell,\kappa}[\rho_r, \nu_r] \wedge \text{sat}(E[\text{operation}] (\rho_r, \nu_r) \neq 0) \Rightarrow \text{POST}_{p,r}^{\ell,l_t}$$

$$\text{PRE}_{p,r}^{\ell,\kappa}[\rho_r, \nu_r] \wedge \text{sat}(E[\text{operation}] (\rho_r, \nu_r) = 0) \Rightarrow \text{POST}_{p,r}^{\ell,\kappa'}$$

```
26: { $\Gamma \in \Gamma \wedge r1R11^{\ell}_{n_\ell}[\Gamma]$ }
    r[] Rf1 flag1 { $\rightsquigarrow F1^\ell$ }
27: { $\Gamma \in \Gamma \wedge r1R11^{\ell}_{n_\ell}[\Gamma] \wedge Rf1 = F1^\ell$ 
       $\wedge (r0Rf1^\ell[\Gamma] \vee r1Rf1^\ell[\Gamma])$ }
    if (Rf1 $\neq$ 0) then
28: { $\Gamma \in \Gamma \wedge r1R11^{\ell}_{n_\ell}[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
    (* critical section *)
    w[] flag1 0
29: { $\Gamma \in \Gamma \wedge r1R11^{\ell}_{n_\ell}[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
    w[] flag0 1
30: { $\Gamma \in \Gamma \wedge r1R11^{\ell}_{n_\ell}[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
    w[] latch0 1
31: { $\Gamma \in \Gamma \wedge r1R11^{\ell}_{n_\ell}[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
    fi
32: { $\Gamma \in \Gamma$ }
    while true
33: {false}
```

# Sequential proof $\ell = \kappa$ and $p = q$

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: { $\Gamma \in \Gamma$ }
```

```
do { $i$ }
```

```
2: { $\Gamma \in \Gamma$ }
```

```
do { $j_i$ }
```

```
3: { $\Gamma \in \Gamma$ }
```

```
r[] R10 latch0 { $\sim L0_{j_i}^i$ }
```

```
4: { $\Gamma \in \Gamma \wedge R10 = L0^i \wedge (rOR10^i[\Gamma] \vee r1R10^i[\Gamma])$ }
```

```
while (R10=0)
```

```
5: { $\Gamma \in \Gamma \wedge r1R10^i[\Gamma]$ }
```

```
w[] latch0 0
```

```
6: { $\Gamma \in \Gamma \wedge r1R10^i[\Gamma]$ }
```

```
r[] Rf0 flag0
```

```
7: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge R10 = 1 \wedge (rORf0^i[\Gamma] \vee r1Rf0^i[\Gamma])$ }
```

```
if (Rf0 $\neq$ 0) then
```

```
8: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
```

```
(* critical section *)
```

```
w[] flag0 0
```

```
9: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
```

```
w[] flag1 1
```

```
10: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
```

```
w[] latch1 1
```

```
11: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
```

```
fi
```

```
12: { $\Gamma \in \Gamma$ }
```

```
while true
```

```
13: {false}
```

```
21: { $\Gamma \in \Gamma$ }
```

```
do { $\ell$ }
```

```
22: { $\Gamma \in \Gamma$ }
```

```
do { $m_\ell$ }
```

```
23: { $\Gamma \in \Gamma$ }
```

```
r[] R11 latch1 { $\sim L1_{m_\ell}^\ell$ }
```

```
24: { $\Gamma \in \Gamma \wedge R11 = L1^\ell \wedge (rOR11^\ell[\Gamma] \vee r1R11^\ell[\Gamma])$ }
```

For local side-effect free *marker instructions*  $\kappa : instr \kappa'$  where  $instr = f[ts] [\{l_1^0 \dots l_1^m\} \{l_2^0 \dots l_2^q\}]$ ,  $w[ts]$  x *r-value*,  $beginrmw[ts]$  x,  $endrmw[ts]$  x: (marker)

$PRE_{p,r}^{\ell,\kappa} \Rightarrow POST_{p,r}^{\ell,\kappa'}$

```
27: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge R11 = 1 \wedge (rORf1^\ell[\Gamma] \vee r1Rf1^\ell[\Gamma])$ }
```

```
if (Rf1 $\neq$ 0) then
```

```
28: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
```

```
(* critical section *)
```

```
w[] flag1 0
```

```
29: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
```

```
w[] flag0 1
```

```
30: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
```

```
w[] latch0 1
```

```
31: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
```

```
fi
```

```
32: { $\Gamma \in \Gamma$ }
```

```
while true
```

```
33: {false}
```



# Non-interference proof

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: { $\Gamma \in \Gamma$ }
   do { $i$ }
2:  { $\Gamma \in \Gamma$ }
   do { $j_i$ }
3:  { $\Gamma \in \Gamma$ }
   r[] R10 latch0 { $\rightsquigarrow L0$ }
4:  { $\Gamma \in \Gamma \wedge R10 = L0_{j_i}^i \wedge (r$ 
   while (R10=0) { $k_i$ }
5:  { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma]$ }
   w[] latch0 0
6:  { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma]$ }
   r[] Rf0 flag0 { $\rightsquigarrow F0^i$ }
7:  { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge Rf0 = F0^i$ 
       $\wedge (r0Rf0^i[\Gamma] \vee r1Rf0^i[\Gamma])$ }
   if (Rf0 $\neq$ 0) then
8:  { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
   (* critical section *)
   w[] flag0 0
9:  { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
   w[] flag1 1
10: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
   w[] latch1 1
11: { $\Gamma \in \Gamma \wedge r1R10_{k_i}^i[\Gamma] \wedge r1Rf0^i[\Gamma]$ }
   fi
12: { $\Gamma \in \Gamma$ }
   while true
13: {false}
```

The local invariants of process  $p$  depend only on  $\Gamma$  and local registers or Pythia variables unchanged by a step in the other process

```
26: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma]$ }
   r[] Rf1 flag1 { $\rightsquigarrow F1^\ell$ }
27: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge Rf1 = F1^\ell$ 
       $\wedge (r0Rf1^\ell[\Gamma] \vee r1Rf1^\ell[\Gamma])$ }
   if (Rf1 $\neq$ 0) then
28: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
   (* critical section *)
   w[] flag1 0
29: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
   w[] flag0 1
30: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
   w[] latch0 1
31: { $\Gamma \in \Gamma \wedge r1R11_{n_\ell}^\ell[\Gamma] \wedge r1Rf1^\ell[\Gamma]$ }
   fi
32: { $\Gamma \in \Gamma$ }
   while true
33: {false}
```

# Communication proof

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: {Γ ∈ Γ}
   do {i}
2: {Γ ∈ Γ}
   do {j_i}
3:   {Γ ∈ Γ}
   r[] R10 latch0 {↗ L0}
4:   {Γ ∈ Γ ∧ R10 = L0^i_{j_i} ∧ (r
   while (R10=0) {k_i}
5:   {Γ ∈ Γ ∧ r1R10^i_{k_i}[Γ]}
   w[] latch0 0
6:   {Γ ∈ Γ ∧ r1R10^i_{k_i}[Γ]}
   r[] Rf0 flag0 {↗ F0^i}
7:   {Γ ∈ Γ ∧ r1R10^i_{k_i}[Γ] ∧ Rf0 = F0^i
      ∧ (r0Rf0^i[Γ] ∨ r1Rf0^i[Γ])}
   if (Rf0≠0) then
8:     {Γ ∈ Γ ∧ r1R10^i_{k_i}[Γ] ∧ r1Rf0^i[Γ]}
     (* critical section *)
     w[] flag0 0
9:     {Γ ∈ Γ ∧ r1R10^i_{k_i}[Γ] ∧ r1Rf0^i[Γ]}
     w[] flag1 1
10:    {Γ ∈ Γ ∧ r1R10^i_{k_i}[Γ] ∧ r1Rf0^i[Γ]}
     w[] latch1 1
11:    {Γ ∈ Γ ∧ r1R10^i_{k_i}[Γ] ∧ r1Rf0^i[Γ]}
     fi
12:    {Γ ∈ Γ}
     while true
13: {false}
```

• *Communication condition*

$$\text{COM}_p^\ell[\text{rf}] \triangleq S_{\text{ind}_p}(\ell)[\text{rf}] \wedge S_{\text{com}_p}(\ell)[\text{rf}]$$

• A read event can read from only one write event.

$$\text{COM}_p^\ell[\text{rf}] \wedge \text{rf}[r, w_1] \in \text{rf} \wedge \text{rf}[r, w_2] \in \text{rf} \quad (\text{singleness}) \\ \Rightarrow w_1 = w_2 .$$

```
26: {Γ ∈ Γ ∧ r1R11^ℓ_{n_ℓ}[Γ]}
   r[] Rf1 flag1 {↗ F1^ℓ}
27: {Γ ∈ Γ ∧ r1R11^ℓ_{n_ℓ}[Γ] ∧ Rf1 = F1^ℓ
      ∧ (r0Rf1^ℓ[Γ] ∨ r1Rf1^ℓ[Γ])}
   if (Rf1≠0) then
28:   {Γ ∈ Γ ∧ r1R11^ℓ_{n_ℓ}[Γ] ∧ r1Rf1^ℓ[Γ]}
   (* critical section *)
   w[] flag1 0
29:   {Γ ∈ Γ ∧ r1R11^ℓ_{n_ℓ}[Γ] ∧ r1Rf1^ℓ[Γ]}
   w[] flag0 1
30:   {Γ ∈ Γ ∧ r1R11^ℓ_{n_ℓ}[Γ] ∧ r1Rf1^ℓ[Γ]}
   w[] latch0 1
31:   {Γ ∈ Γ ∧ r1R11^ℓ_{n_ℓ}[Γ] ∧ r1Rf1^ℓ[Γ]}
   fi
32:   {Γ ∈ Γ}
   while true
33: {false}
```

# Communication proof

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: {Γ ∈ Γ}
   do {i}
2:   {Γ ∈ Γ}
   do {j_i}
3:     {Γ ∈ Γ}
     r[] Rl0 latch0 {↔ L0}
4:     {Γ ∈ Γ ∧ Rl0 = L0^i_{j_i} ∧ (r[] Rf0 = F0^i)}
     while (Rl0=0) {k_i}
5:     {Γ ∈ Γ ∧ r1Rl0^i_{k_i}[Γ]}
     w[] latch0 0
6:     {Γ ∈ Γ ∧ r1Rl0^i_{k_i}[Γ]}
     r[] Rf0 flag0 {↔ F0^i}
7:     {Γ ∈ Γ ∧ r1Rl0^i_{k_i}[Γ] ∧ Rf0 = F0^i}
     if (Rf0≠0) then
8:       {Γ ∈ Γ ∧ r1Rl0^i_{k_i}[Γ] ∧ r1Rf0^i[I]}
       (* critical section *)
       w[] flag0 0
9:       {Γ ∈ Γ ∧ r1Rl0^i_{k_i}[Γ] ∧ r1Rf0^i[I]}
       w[] flag1 1
10:      {Γ ∈ Γ ∧ r1Rl0^i_{k_i}[Γ] ∧ r1Rf0^i[I]}
```

• All process read instructions  $\ell : r[ts] R x \ell'$  must read either from an initial or a reachable program write, allowed by the communication hypothesis ( $\exists P[X_1, \dots, X_m]$  means that all free variables in  $COM_p^\ell[\theta_p, rf] \wedge rf \neq \emptyset \Rightarrow \exists rf[\langle q, \ell_q, w[ts] x \text{ r-value}, \theta' \rangle, v), r(\langle p, \ell, r[ts] R x, \theta_p \rangle, x_{\theta_p})] \in rf$ . (satisfaction)

$((q \in \text{Pi} \wedge \exists PRE_q^{\ell_q}[\theta_q \leftarrow \theta', rf]) \vee (q = \text{start} \wedge v = 0))$ .

$r0Rf0^i[\Gamma] \triangleq (rf\langle F0^i, \langle 0:, -, 0 \rangle \rangle \in \Gamma \wedge F0^i = 0) \vee (\exists i_8 \in \mathbb{N} . rf\langle F0^i, \langle 8:, i_8, 0 \rangle \rangle \in \Gamma \wedge F0^i = 0)$

$r1Rf0^i[\Gamma] \triangleq (\exists \ell_{29} \in \mathbb{N} . rf\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma \wedge F0^i = 1)$

```
12: {Γ ∈ Γ}
     while true
13: {false}
```

```
26: {Γ ∈ Γ ∧ r1Rl1^{\ell}_{n_\ell}[Γ]}
     r[] Rf1 flag1 {↔ F1^\ell}
27: {Γ ∈ Γ ∧ r1Rl1^{\ell}_{n_\ell}[Γ] ∧ Rf1 = F1^\ell}
     if (Rf1≠0) then
28:   {Γ ∈ Γ ∧ r1Rl1^{\ell}_{n_\ell}[Γ] ∧ r1Rf1^\ell[I]}
     (* critical section *)
     w[] flag1 0
29:   {Γ ∈ Γ ∧ r1Rl1^{\ell}_{n_\ell}[Γ] ∧ r1Rf1^\ell[I]}
     w[] flag0 1
30:   {Γ ∈ Γ ∧ r1Rl1^{\ell}_{n_\ell}[Γ] ∧ r1Rf1^\ell[I]}
```

```
32: {Γ ∈ Γ}
     while true
33: {false}
```

# Communication proof

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: {Γ ∈ Γ}
   do {i}
2:  {Γ ∈ Γ}
   do {j_i}
3:  {Γ ∈ Γ}
   r[] Rl0 latch0 {↗ L0}
4:  {Γ ∈ Γ ∧ Rl0 = L0_{j_i}^i ∧ (r[] Rl0 = 0)}
   while (Rl0=0) {k_i}
5:  {Γ ∈ Γ ∧ r1Rl0_{k_i}^i[Γ]}
   w[] latch0 0
6:  {Γ ∈ Γ ∧ r1Rl0_{k_i}^i[Γ]}
   r[] Rf0 flag0 {↗ F0^i}
7:  {Γ ∈ Γ ∧ r1Rl0_{k_i}^i[Γ] ∧ Rf0 = F0^i
     ∧ (r0Rf0^i[Γ] ∨ r1Rf0^i[Γ])}
   if (Rf0≠0) then
8:   {Γ ∈ Γ ∧ r1Rl0_{k_i}^i[Γ] ∧ r1Rf0^i[Γ]}
   (* critical section *)
   w[] flag0 0
9:   {Γ ∈ Γ ∧ r1Rl0_{k_i}^i[Γ] ∧ r1Rf0^i[Γ]}
   w[] flag1 1
10:  {Γ ∈ Γ ∧ r1Rl0_{k_i}^i[Γ] ∧ r1Rf0^i[Γ]}
```

- The values  $v$  allowed to be read by the communication hypothesis must originate from reachable program write instructions  $\ell : w[ts] \text{ x } r\text{-value } \ell'$ :  
 $\forall rf . \forall rf[\langle q, \ell_q, w[ts] \text{ x } r\text{-value}, \theta_p \rangle, v], r] \in rf \text{ (match)}$   
 $COM_p^\ell[\theta_q, \rho_q, \nu_q, rf] \Rightarrow v = E[r\text{-value}](\rho_q, \nu_q)$


```
26: {Γ ∈ Γ ∧ r1Rl1_{n_\ell}^\ell[Γ]}
    r[] Rf1 flag1 {↗ F1^\ell}
27: {Γ ∈ Γ ∧ r1Rl1_{n_\ell}^\ell[Γ] ∧ Rf1 = F1^\ell
     ∧ (r0Rf1^\ell[Γ] ∨ r1Rf1^\ell[Γ])}
   if (Rf1≠0) then
28:  {Γ ∈ Γ ∧ r1Rl1_{n_\ell}^\ell[Γ] ∧ r1Rf1^\ell[Γ]}
   (* critical section *)
   w[] flag1 0
29:  {Γ ∈ Γ ∧ r1Rl1_{n_\ell}^\ell[Γ] ∧ r1Rf1^\ell[Γ]}
   w[] flag0 1
30:  {Γ ∈ Γ ∧ r1Rl1_{n_\ell}^\ell[Γ] ∧ r1Rf1^\ell[Γ]}
```

$r0Rf0^i[Γ] \triangleq (\text{rf}\langle F0^i, \langle 0:., \_., 0 \rangle \rangle \in Γ \wedge F0^i = 0) \vee (\exists i_8 \in \mathbb{N} . \text{rf}\langle F0^i, \langle 8:., i_8, 0 \rangle \rangle \in Γ \wedge F0^i = 0)$   
 $r1Rf0^i[Γ] \triangleq (\exists \ell_{29} \in \mathbb{N} . \text{rf}\langle F0^i, \langle 29:., \ell_{29}, 1 \rangle \rangle \in Γ \wedge F0^i = 1)$

```
12: {Γ ∈ Γ}
    while true
13: {false}
```

```
32: {Γ ∈ Γ}
    while true
33: {false}
```

# Inclusion proof



# Method

- The communication specification is

$$S_{com}(\Gamma, \bar{\Gamma}) \triangleq (\text{at}\{8\} \wedge \text{at}\{28\}) \implies (S_{com_1}(\Gamma, \bar{\Gamma}) \wedge S_{com_2}(\Gamma, \bar{\Gamma}) \wedge S_{com_3}(\Gamma, \bar{\Gamma}) \wedge S_{com_4}(\Gamma, \bar{\Gamma}))$$

- The consistency specification must satisfy

$$H_{com}(\Gamma, \bar{\Gamma}) \implies S_{com}(\Gamma, \bar{\Gamma}) \quad \text{i.e.} \quad \neg S_{com}(\Gamma, \bar{\Gamma}) \implies \neg H_{com}(\Gamma, \bar{\Gamma})$$

- So the design of  $H_{com}(\Gamma, \bar{\Gamma})$  must forbid the erroneous communications specified by the communication specification

$$\left( \text{at}\{8\} \wedge \text{at}\{28\} \wedge \bigvee_{i=1}^4 \neg S_{com_i}(\Gamma, \bar{\Gamma}) \right) \implies \bigvee_{i=1}^4 \neg H_{com_i}(\Gamma, \bar{\Gamma})$$

$$S_{com_1} \triangleq \neg(\exists i, k_i, \ell, n_\ell, l_{30}, l_{29} \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma)$$

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: do {i} 2:   do {j_i} 3:     r[] Rl0 latch0 {↔ L0_{j_i}^i} 4:     while (Rl0=0) {k_i} 5:     w[] latch0 0 6:     r[] Rf0 flag0 {↔ F0^i} 7:     if (Rf0≠0) then 8:     <del>(* critical section *)</del> 9:       w[] flag0 0 10:      w[] flag1 1 11:     w[] latch1 1 12:   fi 13: while true </pre>		<pre> 21: do {l} 22:   do {m_\ell} 23:     r[] Rl1 latch1 {↔ L1_{m_\ell}^\ell} 24:     while (Rl1=0) {n_\ell} 25:     w[] latch1 0 26:     r[] Rf1 flag1 {↔ F1^\ell} 27:     if (Rf1≠0) then 28:     <del>(* critical section *)</del> 29:       w[] flag1 0 30:      w[] flag0 1 31:     w[] latch0 1 32:   fi 33: while true </pre>
---	--	---

cut

no prophecy beyond cut during execution

$$S_{com_2} \triangleq \neg(\exists i, k_i, \ell, n_\ell, l_{30}, l_{29}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)$$

<pre> 0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: do {i} 2:   do {j_i} 3:     r[] Rl0 latch0 {↔ L0_{j_i}^i} 4:     while (Rl0=0) {k_i} 5:     w[] latch0 0 6:     r[] Rf0 flag0 {↔ F0^i} 7:     if (Rf0≠0) then 8:       (* critical section *) 9:         w[] flag0 0 10:        w[] flag1 1 11:       w[] latch1 1 12:     fi 13:   while true </pre>	<pre> 21: do {l} 22:   do {m_\ell} 23:     r[] Rl1 latch1 {↔ L1_{m_\ell}^\ell} 24:     while (Rl1=0) {n_\ell} 25:     w[] latch1 0 26:     r[] Rf1 flag1 {↔ F1^\ell} 27:     if (Rf1≠0) then 28:       (* critical section *) 29:         w[] flag1 0 30:         w[] flag0 1 31:       w[] latch0 1 32:     fi 33:   while true </pre>
---	---

cut

no prophecy beyond cut during execution



$$S_{com_3} \triangleq \neg(\exists i, k_i, \ell, n_\ell, l_{30}, l_{29}, i_{10} \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, l_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, l_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 0:, -, 1 \rangle \rangle \in \Gamma)$$

```
{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
```

```
1: do {i}
```

```
2:   do {j_i}
```

```
3:     r[] Rl0 latch0 {↔ L0_{j_i}^i}
```

```
4:     while (Rl0=0) {k_i}
```

```
5:     w[] latch0 0
```

```
6:     r[] Rf0 flag0 {↔ F0^i}
```

```
7:     if (Rf0≠0) then
```

```
8:     (* critical section *)
```

```
    w[] flag0 0
```

```
9:     w[] flag1 1
```

```
10:    w[] latch1 1
```

```
11:  fi
```

```
12: while true
```

```
13:
```

```
21: do {l}
```

```
22:   do {m_ℓ}
```

```
23:     r[] Rl1 latch1 {↔ L1_{m_ℓ}^ℓ}
```

```
24:     while (Rl1=0) {n_ℓ}
```

```
25:     w[] latch1 0
```

```
26:     r[] Rf1 flag1 {↔ F1^ℓ}
```

```
27:     if (Rf1≠0) then
```

```
28:     (* critical section *)
```

```
    w[] flag1 0
```

```
29:     w[] flag0 1
```

```
30:     w[] latch0 1
```

```
31:  fi
```

```
32: while true
```

```
33:
```

cut

no prophecy beyond cut during execution

$$S_{com_4} \triangleq \neg(\exists i, k_i, \ell, n_\ell, \ell_{30}, \ell_{29}, i_{10}, i_9 \in \mathbb{N} . \Gamma \in \Gamma \wedge \text{rf}\langle L0_{k_i}^i, \langle 30:, \ell_{30}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F0^i, \langle 29:, \ell_{29}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle L1_{n_\ell}^\ell, \langle 10:, i_{10}, 1 \rangle \rangle \in \Gamma \wedge \text{rf}\langle F1^\ell, \langle 9:, i_9, 1 \rangle \rangle \in \Gamma)$$


<pre> 0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: do {i} 2:   do {j_i} 3:     r[] R10 latch0 {↗ L0_{j_i}^i} 4:     while (R10=0) {k_i} 5:     w[] latch0 0 6:     r[] Rf0 flag0 {↗ F0^i} 7:     if (Rf0≠0) then 8:       (* critical section *) 9:         w[] flag0 0 10:        w[] flag1 1 11:       w[] latch1 1 12:     fi 13:   while true 14: </pre>	<pre> 21: do {l} 22:   do {m_\ell} 23:     r[] R11 latch1 {↗ L1_{m_\ell}^\ell} 24:     while (R11=0) {n_\ell} 25:     w[] latch1 0 26:     r[] Rf1 flag1 {↗ F1^\ell} 27:     if (Rf1≠0) then 28:       (* critical section *) 29:         w[] flag1 0 30:        w[] flag0 1 31:       w[] latch0 1 32:     fi 33:   while true 34: </pre>
---	--

cut

no prophecy beyond cut during execution

# Conclusion on mutual exclusion


- PostgreSQL is correct on architectures satisfying the “no prophecy beyond cut during execution” property



- Intuition on necessity: when waiting for a spinlock, you should look at its current value, not at later ones!

# in cat



- A static condition to impose a dynamic condition:



```
enum fences = 'cut
instructions F[{'cut}]
```

```
let cut = (tag2events('cut) * tag2events('cut)) & ext
irreflexive rf; po; cut; po
```

# Prevents valid executions




irreflexive rf; po; cut; po


# Non-starvation

# Difference with Lamport/Owicki-Gries

- The communications in L/O-G are fixed in the semantics (SC) for all executions:



(a) No prophecy beyond cuts



(b) Read from last write

⇒ entangled with the verification conditions


⇒ impossible to reason on **one execution trace only**

# Reasoning on only one execution

- An execution is entirely determined by its read-from relation  $rf$
- The verification conditions depend on a set  $\Gamma$  of verification conditions
- By choosing  $\Gamma = \{rf\}$ , we can reason on this execution
- This execution satisfies the inductive invariant  $S_{ind}(\{rf\})$
- To prove that this execution is impossible it is sufficient to prove that  $S_{ind}(\{rf\})$  cannot hold (according to the verification conditions)
- Since the method is sound, if the verification conditions are not satisfied, the execution is excluded by the semantics



# 9 cases of starvation



# (I) Both processes starve in spin loops

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: {true}   do {i} 2: {true}   do {j_i} 3: {true}    r[] Rl0 latch0 {↔ L0^i_{j_i}} 4: {Rl0 = L0^i_{j_i} ∧    (rORl0^i_{j_i}[Γ_rf] ∨ r1Rl0^i_{j_i}[Γ_rf])}    while (Rl0=0) {k_i} 5: {r1Rl0^i_{k_i}[Γ_rf]}    w[] latch0 0 6: {r1Rl0^i_{k_i}[Γ_rf]}    r[] Rf0 flag0 {↔ F0^i} 7: {r1Rl0^i_{k_i}[Γ_rf] ∧ Rf0 = F0^i ∧    (rORf0^i[Γ_rf] ∨ r1Rf0^i[Γ_rf])}    if (Rf0≠0) then 8: {r1Rl0^i_{k_i}[Γ_rf] ∧ r1Rf0^i[Γ_rf]}    (* critical section *)    w[] flag0 0 9: {r1Rl0^i_{k_i}[Γ_rf] ∧ r1Rf0^i[Γ_rf]}    w[] flag1 1 10: {r1Rl0^i_{k_i}[Γ_rf] ∧ r1Rf0^i[Γ_rf]}    w[] latch1 1 11: {r1Rl0^i_{k_i}[Γ_rf] ∧ r1Rf0^i[Γ_rf]}    fi 12: {true}    while true 13: {false} </pre>	<pre> 21: {true}   do {l} 22: {true}   do {m_ℓ} 23: {true}    r[] Rl1 latch1 {↔ L1^ℓ_{m_ℓ}} 24: {Rl1 = L1^ℓ_{m_ℓ} ∧    (rORl1^ℓ_{m_ℓ}[Γ_rf] ∨ r1Rl1^ℓ_{m_ℓ}[Γ_rf])}    while (Rl1=0) {n_ℓ} 25: {r1Rl1^ℓ_{n_ℓ}[Γ_rf]}    w[] latch1 0 26: {r1Rl1^ℓ_{n_ℓ}[Γ_rf]}    r[] Rf1 flag1 {↔ F1^ℓ} 27: {r1Rl1^ℓ_{n_ℓ}[Γ_rf] ∧ Rf1 = F1^ℓ ∧    (rORf1^ℓ[Γ_rf] ∨ r1Rf1^ℓ[Γ_rf])}    if (Rf1≠0) then 28: {r1Rl1^ℓ_{n_ℓ}[Γ_rf] ∧ r1Rf1^ℓ[Γ_rf]}    (* critical section *)    w[] flag1 0 29: {r1Rl1^ℓ_{n_ℓ}[Γ_rf] ∧ r1Rf1^ℓ[Γ_rf]}    w[] flag0 1 30: {r1Rl1^ℓ_{n_ℓ}[Γ_rf] ∧ r1Rf1^ℓ[Γ_rf]}    w[] latch0 1 31: {r1Rl1^ℓ_{n_ℓ}[Γ_rf] ∧ r1Rf1^ℓ[Γ_rf]}    fi 32: {true}    while true 33: {false} </pre>
--	---

- let  $rf$  be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- invariant false after both spin loops
- so latch1 in 23: can only be read from initialization
- so latch1 is 1 not 0, a contradiction

## (2) Both processes never enter their critical section

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: {true}   do {i} 2:   {true}   do {j_i} 3:   {true}     r[] Rl0 latch0 {↗ L0<sup>i</sup><sub>j_i</sub>} 4:   {Rl0 = L0<sup>i</sup><sub>j_i</sub> ∧     (rORl0<sup>i</sup><sub>j_i</sub>[Γ<sub>rf</sub>] ∨ r1Rl0<sup>i</sup><sub>j_i</sub>[Γ<sub>rf</sub>])}     while (Rl0=0) {k_i} 5:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>]}     w[] latch0 0 6:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>]}     r[] Rf0 flag0 {↗ F0<sup>i</sup>} 7:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ Rf0 = F0<sup>i</sup> ∧     (rORf0<sup>i</sup>[Γ<sub>rf</sub>] ∨ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>])}     if (Rf0≠0) then 8:     {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}       (* critical section *)       w[] flag0 0 9:     {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}       w[] flag1 1 10:    {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}       w[] latch1 1 11:    {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}       fi 12:    {true}       while true 13: {false} </pre>	<pre> 21: {true}   do {l} 22:  {true}   do {m_l} 23:  {true}     r[] Rl1 latch1 {↗ L1<sup>l</sup><sub>m_l</sub>} 24:  {Rl1 = L1<sup>l</sup><sub>m_l</sub> ∧     (rORl1<sup>l</sup><sub>m_l</sub>[Γ<sub>rf</sub>] ∨ r1Rl1<sup>l</sup><sub>m_l</sub>[Γ<sub>rf</sub>])}     while (Rl1=0) {n_l} 25:  {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>]}     w[] latch1 0 26:  {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>]}     r[] Rf1 flag1 {↗ F1<sup>l</sup>} 27:  {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ Rf1 = F1<sup>l</sup> ∧     (rORf1<sup>l</sup>[Γ<sub>rf</sub>] ∨ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>])}     if (Rf1≠0) then 28:    {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}       (* critical section *)       w[] flag1 0 29:    {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}       w[] flag0 1 30:    {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}       w[] latch0 1 31:    {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}       fi 32:    {true}       while true 33: {false} </pre>
--	---

- let  $rf$  be the communication for such a trace (encoded in  $\Gamma_{rf}$ )

## (2) Both processes never enter their critical section

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: {true}   do {i} 2:   {true}   do {j_i} 3:   {true}      r[] Rl0 latch0 {↔ LO<sup>i</sup><sub>j_i</sub>} 4:   {Rl0 = LO<sup>i</sup><sub>j_i</sub> ∧      (rORl0<sup>i</sup><sub>j_i</sub>[Γ<sub>rf</sub>] ∨ r1Rl0<sup>i</sup><sub>j_i</sub>[Γ<sub>rf</sub>])}      while (Rl0=0) {k_i} 5:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>]}      w[] latch0 0 6:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>]}      r[] Rf0 flag0 {↔ FO<sup>i</sup>} 7:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ Rf0 = FO<sup>i</sup> ∧      (rORf0<sup>i</sup>[Γ<sub>rf</sub>] ∨ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>])}      if (Rf0≠0) then 8:     {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         (* critical section *)         w[] flag0 0 9:     {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         false w[] flag1 1 10:    {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         w[] latch1 1 11:    {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         fi 12:    {true}         while true 13: {false} </pre>	<pre> 21: {true}   do {l} 22:  {true}   do {m_l} 23:  {true}      r[] Rl1 latch1 {↔ L1<sup>l</sup><sub>m_l</sub>} 24:  {Rl1 = L1<sup>l</sup><sub>m_l</sub> ∧      (rORl1<sup>l</sup><sub>m_l</sub>[Γ<sub>rf</sub>] ∨ r1Rl1<sup>l</sup><sub>m_l</sub>[Γ<sub>rf</sub>])}      while (Rl1=0) {n_l} 25:  {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>]}      w[] latch1 0 26:  {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>]}      r[] Rf1 flag1 {↔ F1<sup>l</sup>} 27:  {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ Rf1 = F1<sup>l</sup> ∧      (rORf1<sup>l</sup>[Γ<sub>rf</sub>] ∨ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>])}      if (Rf1≠0) then 28:     {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         (* critical section *)         w[] flag1 0 29:     {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         false w[] flag0 1 30:     {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         w[] latch0 1 31:     {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         fi 32:     {true}         while true 33: {false} </pre>
---	---

- let  $rf$  be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- the invariant inside critical sections must be false

## (2) Both processes never enter their critical section

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: {true}   do {i} 2:   {true}    do {j<sub>i</sub>} 3:     {true}      r[] Rl0 latch0 {↗ L0<sup>i</sup><sub>j<sub>i</sub></sub>} 4:     {Rl0 = L0<sup>i</sup><sub>j<sub>i</sub></sub> ∧       (rORl0<sup>i</sup><sub>j<sub>i</sub></sub>[Γ<sub>rf</sub>] ∨ r1Rl0<sup>i</sup><sub>j<sub>i</sub></sub>[Γ<sub>rf</sub>])}      while (Rl0=0) {k<sub>i</sub>} 5:     {r1Rl0<sup>i</sup><sub>k<sub>i</sub></sub>[Γ<sub>rf</sub>]}      w[] latch0 0 6:     {r1Rl0<sup>i</sup><sub>k<sub>i</sub></sub>[Γ<sub>rf</sub>]}      r[] Rf0 flag0 {↗ F0<sup>i</sup>} 7:     {r1Rl0<sup>i</sup><sub>k<sub>i</sub></sub>[Γ<sub>rf</sub>] ∧ Rf0 = F0<sup>i</sup> ∧       (rORf0<sup>i</sup>[Γ<sub>rf</sub>] ∨ <del>r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]</del>)}      if (Rf0≠0) then 8:       {r1Rl0<sup>i</sup><sub>k<sub>i</sub></sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         (* critical section *)         w[] flag0 0 9:       {r1Rl0<sup>i</sup><sub>k<sub>i</sub></sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         false w[] flag1 1 10:      {r1Rl0<sup>i</sup><sub>k<sub>i</sub></sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         w[] latch1 1 11:      {r1Rl0<sup>i</sup><sub>k<sub>i</sub></sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         fi 12:     {true}      while true 13: {false} </pre>	<pre> 21: {true}   do {l} 22:   {true}    do {m<sub>l</sub>} 23:     {true}      r[] Rl1 latch1 {↗ L1<sup>l</sup><sub>m<sub>l</sub></sub>} 24:     {Rl1 = L1<sup>l</sup><sub>m<sub>l</sub></sub> ∧       (rORl1<sup>l</sup><sub>m<sub>l</sub></sub>[Γ<sub>rf</sub>] ∨ r1Rl1<sup>l</sup><sub>m<sub>l</sub></sub>[Γ<sub>rf</sub>])}      while (Rl1=0) {n<sub>l</sub>} 25:     {r1Rl1<sup>l</sup><sub>n<sub>l</sub></sub>[Γ<sub>rf</sub>]}      w[] latch1 0 26:     {r1Rl1<sup>l</sup><sub>n<sub>l</sub></sub>[Γ<sub>rf</sub>]}      r[] Rf1 flag1 {↗ F1<sup>l</sup>} 27:     {r1Rl1<sup>l</sup><sub>n<sub>l</sub></sub>[Γ<sub>rf</sub>] ∧ Rf1 = F1<sup>l</sup> ∧       (rORf1<sup>l</sup>[Γ<sub>rf</sub>] ∨ <del>r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]</del>)}      if (Rf1≠0) then 28:       {r1Rl1<sup>l</sup><sub>n<sub>l</sub></sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         (* critical section *)         w[] flag1 0 29:       {r1Rl1<sup>l</sup><sub>n<sub>l</sub></sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         false w[] flag0 1 30:      {r1Rl1<sup>l</sup><sub>n<sub>l</sub></sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         w[] latch0 1 31:      {r1Rl1<sup>l</sup><sub>n<sub>l</sub></sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         fi 32:     {true}      while true 33: {false} </pre>
---	--

- let rf be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- the invariant inside critical sections must be false
- tests (Rf0≠0) and (Rf1≠0) must be false (written ~~xxx~~)

## (2) Both processes never enter their critical section

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {true}
  do {i}
2:   {true}
  do {j_i}
3:   {true}
  r[] Rl0 latch0 {↔ LOij_i}
4:   {Rl0 = LOij_i ∧
    (rORl0ij_i[Γrf] ∨ r1Rl0ij_i[Γrf])}
  while (Rl0=0) {k_i}
5:   {r1Rl0ik_i[Γrf]}
  w[] latch0 0
6:   {r1Rl0ik_i[Γrf]}
  r[] Rf0 flag0 {↔ F0i}
7:   {r1Rl0ik_i[Γrf] ∧ Rf0 = F0i ∧
    (rORf0i[Γrf] ∨ r1Rf0i[Γrf])}
  if (Rf0≠0) then
8:   {r1Rl0ik_i[Γrf] ∧ r1Rf0i[Γrf]}
    (* critical section *)
    w[] flag0 0
9:   {r1Rl0ik_i[Γrf] ∧ r1Rf0i[Γrf]}
    w[] flag1 1
10:  {r1Rl0ik_i[Γrf] ∧ r1Rf0i[Γrf]}
    w[] latch1 1
11:  {r1Rl0ik_i[Γrf] ∧ r1Rf0i[Γrf]}
  fi
12: {true}
  while true
13: {false}

21: {true}
  do {l}
22:  {true}
  do {m_l}
23:  {true}
  r[] Rl1 latch1 {↔ L1lm_l}
24:  {Rl1 = L1lm_l ∧
    (rORl1lm_l[Γrf] ∨ r1Rl1lm_l[Γrf])}
  while (Rl1=0) {n_l}
25:  {r1Rl1ln_l[Γrf]}
  w[] latch1 0
26:  {r1Rl1ln_l[Γrf]}
  r[] Rf1 flag1 {↔ F1l}
27:  {r1Rl1ln_l[Γrf] ∧ Rf1 = F1l ∧
    (rORf1l[Γrf] ∨ r1Rf1l[Γrf])}
  if (Rf1≠0) then
28:  {r1Rl1ln_l[Γrf] ∧ r1Rf1l[Γrf]}
    (* critical section *)
    w[] flag1 0
29:  {r1Rl1ln_l[Γrf] ∧ r1Rf1l[Γrf]}
    w[] flag0 1
30:  {r1Rl1ln_l[Γrf] ∧ r1Rf1l[Γrf]}
    w[] latch0 1
31:  {r1Rl1ln_l[Γrf] ∧ r1Rf1l[Γrf]}
  fi
32: {true}
  while true
33: {false}

```

- let rf be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- the invariant inside critical sections must be false
- tests (Rf0≠0) and (Rf1≠0) must be false (written ~~xxx~~)
- so read of Rf0 and Rf1 is 0 from a reachable write

## (2) Both processes never enter their critical section

```

{0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; }
1: {true}
do {i}
2: {true}
do {j_i}
3: {true}
r[] Rl0 latch0 {↔ LOij_i}
4: {Rl0 = LOij_i ∧
(rORl0ij_i[Γrf] ∨ r1Rl0ij_i[Γrf])}
while (Rl0=0) {k_i}
5: {r1Rl0ik_i[Γrf]}
w[] latch0 0
6: {r1Rl0ik_i[Γrf]}
r[] Rf0 flag0 {↔ F0i}
7: {r1Rl0ik_i[Γrf] ∧ Rf0 = F0i ∧
(rORf0i[Γrf] ∨ r1Rf0i[Γrf])}
if (Rf0≠0) then
8: [ {r1Rl0ik_i[Γrf] ∧ r1Rf0i[Γrf]}
(* critical section *)
w[] flag0 0
9: [ {r1Rl0ik_i[Γrf] ∧ r1Rf0i[Γrf]}
w[] flag1 1
10: [ {r1Rl0ik_i[Γrf] ∧ r1Rf0i[Γrf]}
w[] latch1 1
11: [ {r1Rl0ik_i[Γrf] ∧ r1Rf0i[Γrf]}
fi
12: {true}
while true
13: {false}

```

```

21: {true}
do {l}
22: {true}
do {m_l}
23: {true}
r[] Rl1 latch1 {↔ L1lm_l}
24: {Rl1 = L1lm_l ∧
(rORl1lm_l[Γrf] ∨ r1Rl1lm_l[Γrf])}
while (Rl1=0) {n_l}
25: [ {r1Rl1ln_l[Γrf]}
w[] latch1 0
26: [ {r1Rl1ln_l[Γrf]}
r[] Rf1 flag1 {↔ F1l}
27: [ {r1Rl1ln_l[Γrf] ∧ Rf1 = F1l ∧
(rORf1l[Γrf] ∨ r1Rf1l[Γrf])}
if (Rf1≠0) then
28: [ {r1Rl1ln_l[Γrf] ∧ r1Rf1l[Γrf]}
(* critical section *)
w[] flag1 0
29: [ {r1Rl1ln_l[Γrf] ∧ r1Rf1l[Γrf]}
w[] flag0 1
30: [ {r1Rl1ln_l[Γrf] ∧ r1Rf1l[Γrf]}
w[] latch0 1
31: [ {r1Rl1ln_l[Γrf] ∧ r1Rf1l[Γrf]}
fi
32: {true}
while true
33: {false}

```

- let  $rf$  be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- the invariant inside critical sections must be false
- tests  $(Rf0 \neq 0)$  and  $(Rf1 \neq 0)$  must be false (written ~~xxx~~)
- so read of  $Rf0$  and  $Rf1$  is 0 from a reachable write
- impossible for  $Rf1$  so loop 23 —24 is never exited

⇒ we are in case (3), PI stuck in spin loop


# (3) Process P1 stuck in spin loop (no hypothesis on P0)

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: {true}   do {i} 2:   {true}   do {j_i} 3:   {true}      r[] Rl0 latch0 {↔ LO<sup>i</sup><sub>j_i</sub>} 4:   {Rl0 = LO<sup>i</sup><sub>j_i</sub> ∧      (rORl0<sup>i</sup><sub>j_i</sub>[Γ<sub>rf</sub>] ∨ r1Rl0<sup>i</sup><sub>j_i</sub>[Γ<sub>rf</sub>])}      while (Rl0=0) {k_i} 5:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>]}      w[] latch0 0 6:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>]}      r[] Rf0 flag0 {↔ F0<sup>i</sup>} 7:   {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ Rf0 = F0<sup>i</sup> ∧      (rORf0<sup>i</sup>[Γ<sub>rf</sub>] ∨ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>])}      if (Rf0≠0) then 8:     {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         (* critical section *)         w[] flag0 0 9:     {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         w[] flag1 1 10:    {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         w[] latch1 1 11:    {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}         fi 12:    {true}         while true 13: {false} </pre>	<pre> 21: {true}   do {l} 22: {true}   do {m_l} 23: {true}      r[] Rl1 latch1 {↔ L1<sup>l</sup><sub>m_l</sub>} 24: {Rl1 = L1<sup>l</sup><sub>m_l</sub> ∧      (rORl1<sup>l</sup><sub>m_l</sub>[Γ<sub>rf</sub>] ∨ r1Rl1<sup>l</sup><sub>m_l</sub>[Γ<sub>rf</sub>])}      while (Rl1=0) {n_l} 25: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>]}      w[] latch1 0 26: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>]}      r[] Rf1 flag1 {↔ F1<sup>l</sup>} 27: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ Rf1 = F1<sup>l</sup> ∧      (rORf1<sup>l</sup>[Γ<sub>rf</sub>] ∨ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>])}      if (Rf1≠0) then 28:   {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         (* critical section *)         w[] flag1 0 29:   {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         w[] flag0 1 30:   {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         w[] latch0 1 31:   {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}         fi 32: {true}         while true 33: {false} </pre>
---	---

- let rf be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- the invariant after 25: must be false
- read of latch1 in 23: must be a 0
- only possibility if from 25:
- A contradiction since 25: is unreachable




# (4) Process P0 starves in spin loop, no hypothesis on P1



- let  $rf$  be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- the invariant after 5: must be false so P0 never enters its critical section
- read of `latch0` in 3: must be a 0, with 2 possibilities
- cannot be from write at 5: which is unreachable
- so is from initial write 0:
- but P1 enters its critical section (otherwise see case 1)
- so `w[] latch0 1` will be executed later in **co** order
- so all 3:`r[] Rl0 latch0` are **fr** to all 30: `w[] latch0 1`
- by fairness of communications, this write of 1 to `latch0` will eventually be read at 3:
- in contradiction with always reading 0

# (4) Process P0 starves in spin loop, P1 does not



# Communication fairness hypothesis<sup>(\*)</sup>

- All writes eventually hit the memory:
  - If, at a cut of the execution, all the processes infinitely often write the same value  $v$  to a shared variable  $x$  and only that value  $v$
  - and from a later cut point of that execution, a process infinitely often repeats reads to that variable  $x$
  - then the reads will end up reading that value  $v$

---

<sup>(\*)</sup> The SPARC Architecture Manual, Version 8, Section K2, p. 283: “if one processor does an  $S$ , and another processor repeatedly does  $L$ ’s to the same location, then there is an  $L$  that will be after the  $S$ ”.


# (5) Process P1 never enters its CS

<pre> {0: latch0 = 0; flag0 = 0; latch1 = 1; flag1 = 1; } 1: {true}   do {i} 2:  {true}   do {j_i} 3:  {true}     r[] Rl0 latch0 {↔ L0<sup>i</sup><sub>j_i</sub>} 4:  {Rl0 = L0<sup>i</sup><sub>j_i</sub> ∧     (rORl0<sup>i</sup><sub>j_i</sub>[Γ<sub>rf</sub>] ∨ r1Rl0<sup>i</sup><sub>j_i</sub>[Γ<sub>rf</sub>])}     while (Rl0=0) {k_i} 5:  {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>]}     w[] latch0 0 6:  {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>]}     r[] Rf0 flag0 {↔ F0<sup>i</sup>} 7:  {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ Rf0 = F0<sup>i</sup> ∧     (rORf0<sup>i</sup>[Γ<sub>rf</sub>] ∨ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>])}     if (Rf0≠0) then 8:  {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}       (* critical section *)       w[] flag0 0 9:  {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}       w[] flag1 1 10: {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}       w[] latch1 1 11: {r1Rl0<sup>i</sup><sub>k_i</sub>[Γ<sub>rf</sub>] ∧ r1Rf0<sup>i</sup>[Γ<sub>rf</sub>]}     fi 12: {true}     while true 13: {false} </pre>	<pre> 21: {true}   do {l} 22: {true}   do {m_l} 23: {true}     r[] Rl1 latch1 {↔ L1<sup>l</sup><sub>m_l</sub>} 24: {Rl1 = L1<sup>l</sup><sub>m_l</sub> ∧     (rORl1<sup>l</sup><sub>m_l</sub>[Γ<sub>rf</sub>] ∨ r1Rl1<sup>l</sup><sub>m_l</sub>[Γ<sub>rf</sub>])}     while (Rl1=0) {n_l} 25: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>]}     w[] latch1 0 26: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>]}     r[] Rf1 flag1 {↔ F1<sup>l</sup>} 27: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ Rf1 = F1<sup>l</sup> ∧     (rORf1<sup>l</sup>[Γ<sub>rf</sub>] ∨ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>])}     if (Rf1≠0) then 28: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}       (* critical section *)       w[] flag1 0 29: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}       w[] flag0 1 30: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}       w[] latch0 1 31: {r1Rl1<sup>l</sup><sub>n_l</sub>[Γ<sub>rf</sub>] ∧ r1Rf1<sup>l</sup>[Γ<sub>rf</sub>]}     fi 32: {true}     while true 33: {false} </pre>
---	--

- let  $rf$  be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- P1 exits loop 23:–24: (else see cases (1) or (3))
- must read  $Rl1 = 1$  from 0: or 10:
- read of  $Rf1$  at 26: must be 0
- only possibility is from 28:
- impossible from unreachable code

false

# (5) Process P0 leaves spin loop but always fails entering its CS




- let rf be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- loop 2:-4: exited
- read of Rl0 = 1 at 3: is from 30:
- invariant false in critical section 8:-11:
- read of Rf0 = 0 at 6: is from 0: (8: not reachable)

```

withco
let l-fencerel(S) =
    ((po&(_*S));po)&fromto(S)
let Fdep = F & tag2events('fdep)
let deps = l-fencerel(Fdep) & (R*_ )
let Flw = F & tag2events('flw)
let flw = l-fencerel(Flw)
let fences = deps | flw
let fre = (rf^-1;co) & ext
irreflexive fre;fences;rfe;fences
  
```


In TSO there is no need for a fence since it is MP. For weaker than PSO, a fence is needed.

# (6) Both processes eventually starve in spin loop



- let rf be the communication for such a trace (encoded in  $\Gamma_{rf}$ )
- so latch0 is always 0 and latch1 is always 0
- so latch0 in 23 is always read from 25:
- so 10: w latch1 1 was co-before (since otherwise by the communication hypothesis it would be eventually read)
- and 3: Rl0 latch0 0 is from 0: or 5:
- so 30: w latch0 1 is co-before them (since otherwise by the communication hypothesis it would be eventually read)
- impossible by fences
- irreflexive co; bar; co; bar

# (7) Eventually, P0 starves in spin loop, P1 never enters its CS



- P1 does not eventually starve in spin loop (otherwise case 6)
- case P1 eventually never starves and never enters its critical section
- P1 then does a last write of 1 to latch0
- P0 eventually makes infinitely many reads of latch0
- A contradiction (since otherwise by the communication hypothesis, this 1 would be eventually read)

(8) Eventually, P1 starves in spin loop, P0 never enters its CS

symmetric of (7)



# (9) P0 and P1 always leave spin loop and never enter their CS

```

{0: w[] latch0 0;          w[] latch1 1;
   w[] flag0 0;           w[] flag1 1;}

... ..
3: r[] Rl0 latch0 1      23: r[] Rl1 latch1 1
5: w[] latch0 0          25: w[] latch1 0
6: r[] Rf0 flag0 1      26: r[] Rf1 flag1 1
8: (* critical section *) 28: (* critical section *)
   w[] flag0 0          w[] flag1 0
9: w[] flag1 1          29: w[] flag0 1
10: w[] latch1 1        30: w[] latch0 1
... ..
3: r Rl0 latch0 1      23: r[] Rl1 latch1 1
5: w[] latch0 0        25: w[] latch1 0
6: r[] Rf0 flag0 1    26: r[] Rf1 flag1 0
8: (* critical section *) 28: (* critical section *)
   w[] flag0 0        23: w[] flag1 0
9: w[] flag1 1        29: w[] flag0 1
10: w[] latch1 1     30: w[] latch0 1
... ..
3: r[] Rl0 latch0 1    23: r[] Rl1 latch1 1
5: w[] latch0 0        25: w[] latch1 0
6: r[] Rf0 flag0 0    26: r[] Rf1 flag1 0
... ..
3: r[] Rl0 latch0 1    23: r[] Rl1 latch1 1
5: w[] latch0 0        25: w[] latch1 0
6: r[] Rf0 flag0 0    26: r[] Rf1 flag1 0
... ..
3: r[] Rl0 latch0 1    23: r[] Rl1 latch1 1
5: w[] latch0 0        25: w[] latch1 0
6: r[] Rf0 flag0 0    26: r[] Rf1 flag1 0
... ..

```

- P0 and P1 eventually never starve and never enter their critical sections
- They both have a last entrance in their critical sections
- This last write of 1 to the latches will, by communication fairness, eventually reach the memory
- Then we only have infinitely many writes of 0 to the latches
- So the read of the latches in the spin loops will eventually always read 0
- So from then on, by communication fairness, all the reads will be from 0, in reads of the latch will be zero
- In contradiction with the fact that the spin loop is always exited
- The barrier prevents infinitely postponing the write 0 actions

# Conclusion

# Conclusion

- The proof method is **parameterized by consistency hypotheses**, expressed in
  - Invariance form:  $S_{com}$
  - Consistency form:  $H_{com}$  (e.g. in cat)
- Program not logic/architecture/consistency model dependent (hence the proof is **portable**)
- Can reason on *arbitrary* subsets of anarchic executions (hence **flexible** e.g. non-starvation)

# Proposed design methodology

1. Design the algorithm  $A$  and its specification  $S_{inv}$  (e.g. in the sequential consistency model of parallelism)
2. Consider the anarchic semantics of algorithm  $A$
3. Add communication specifications  $S_{com}$  to restrict anarchic communications and ensure the correctness of  $A$  with respect to specification  $S_{inv}$
4. Do the invariance proof under WCM with  $S_{com}$
5. Infer  $H_{com}$  (in cat) from invariant  $S_{com}$
6. Prove that the machine memory model  $M$  in cat implies  $H_{cm}$

# Challenges

- Modern machines have **complex memory models**
  - ⇒ **portability** has a price (refencing)
  - ⇒ **debugging** is very hard/quasi-impossible
  - ⇒ **proofs** are much harder than with sequential consistency (but still feasible?, mechanically?)
  - ⇒ **static analysis** parameterized by a WCM will be a challenge
  - ⇒ but we can start with  $S_{com}$

# Thanks

- *Patrick Cousot thanks Luc Maranget for his precious help at Dagstuhl on the non-starvation part.*

# The End, Thank You