1) a. Write the microinstructions needed to do fetch phase (optimize as much as you can)

b. Write the microinstructions required to implement: sw Rd, 5(Rt) (That is, store the content of register Rd in memory location [5 + content of Rf]).