

CS G22.2233 Computer Systems Design Spring 2007

Lecture 04: Basic MIPS Architecture

Mohammad Banikazemi

[Slides from Prof. Mary Jane Irwin, PSU Adapted from
Computer Organization and Design, Patterson & Hennessy, © 2005, UCB]

G22.2233 L04 Basic MIPS Architecture. 1

Banikazemi, NYU, 2007

Review: THE Performance Equation

- Our basic performance equation is then

$$\text{CPU time} = \text{Instruction_count} \times \text{CPI} \times \text{clock_cycle}$$

or

$$\text{CPU time} = \frac{\text{Instruction_count} \times \text{CPI}}{\text{clock_rate}}$$

- These equations separate the **three key** factors that affect performance
 - Can measure the CPU execution time by running the program
 - The clock rate is usually given in the documentation
 - Can measure instruction count by using profilers/simulators without knowing all of the implementation details
 - CPI varies by instruction type and ISA implementation for which we must know the implementation details

G22.2233 L04 Basic MIPS Architecture. 2

Banikazemi, NYU, 2007

The Processor: Datapath & Control

- Our implementation of the MIPS is simplified
 - memory-reference instructions: **lw, sw**
 - arithmetic-logical instructions: **add, sub, and, or, slt**
 - control flow instructions: **beq, j**
- Generic implementation
 - use the program counter (PC) to supply the instruction address and fetch the instruction from memory (and update the PC)
 - decode the instruction (and read registers)
 - execute the instruction
- All instructions (except **j**) use the ALU after reading the registers




How? memory-reference? arithmetic? control flow?

G22.2233 L04 Basic MIPS Architecture. 3

Banikazemi, NYU, 2007

Fetching Instructions

- Fetching instructions involves
 - reading the instruction from the Instruction Memory
 - updating the PC to hold the address of the next instruction




- PC is updated every cycle, so it does not need an explicit write control signal
- Instruction Memory is read every cycle, so it doesn't need an explicit read control signal

G22.2233 L04 Basic MIPS Architecture. 4

Banikazemi, NYU, 2007

Decoding Instructions

- Decoding instructions involves
 - sending the fetched instruction's opcode and function field bits to the control unit




- reading two values from the Register File
 - Register File addresses are contained in the instruction

G22.2233 L04 Basic MIPS Architecture. 5


Banikazemi, NYU, 2007

Executing R Format Operations

- R format operations (**add, sub, slt, and, or**)



- perform the (**op** and **funct**) operation on values in **rs** and **rt**
- store the result back into the Register File (into location **rd**)




- The Register File is not written every cycle (e.g. **sw**), so we need an explicit write control signal for the Register File

G22.2233 L04 Basic MIPS Architecture. 6

Banikazemi, NYU, 2007

Executing Load and Store Operations

- Load and store operations involves
 - compute memory address by adding the base register (read from the Register File during decode) to the 16-bit signed-extended offset field in the instruction
 - store value (read from the Register File during decode) written to the Data Memory
 - load value, read from the Data Memory, written to the Register File




G22.2233 L04 Basic MIPS Architecture. 7

Banikazemi, NYU, 2007

Executing Branch Operations

- Branch operations involves
 - compare the operands read from the Register File during decode for equality (zero ALU output)
 - compute the branch target address by adding the updated PC to the 16-bit signed-extended offset field in the instr




G22.2233 L04 Basic MIPS Architecture. 8

Banikazemi, NYU, 2007

Executing Jump Operations

- Jump operation involves
 - replace the lower 28 bits of the PC with the lower 26 bits of the fetched instruction shifted left by 2 bits



G22.2233 L04 Basic MIPS Architecture. 9

Banikazemi, NYU, 2007


Creating a Single Datapath from the Parts

- Assemble the datapath segments and add control lines and multiplexors as needed
- Single cycle design – fetch, decode and execute each instructions in one clock cycle
 - no datapath resource can be used more than once per instruction, so some must be duplicated (e.g., separate Instruction Memory and Data Memory, several adders)
 - multiplexors needed at the input of shared elements with control lines to do the selection
 - write signals to control writing to the Register File and Data Memory
- Cycle time is determined by length of the longest path

G22.2233 L04 Basic MIPS Architecture. 10

Banikazemi, NYU, 2007

Fetch, R, and Memory Access Portions




G22.2233 L04 Basic MIPS Architecture. 11

Banikazemi, NYU, 2007

Adding the Control

- Selecting the operations to perform (ALU, Register File and Memory read/write)
- Controlling the flow of data (multiplexor inputs)










- Observations
 - op field always in bits 31-26
 - addr of registers to be read are always specified by the rs field (bits 25-21) and rt field (bits 20-16); for lw and sw rs is the base register
 - addr. of register to be written is in one of two places – in rt (bits 20-16) for lw; in rd (bits 15-11) for R-type instructions
 - offset for beq, lw, and sw always in bits 15-0



G22.2233 L04 Basic MIPS Architecture. 12

Banikazemi, NYU, 2007





Single Cycle Disadvantages & Advantages

- ❑ Uses the clock cycle inefficiently – the clock cycle must be timed to accommodate the **slowest** instruction
 - especially problematic for more complex instructions like floating point multiply

- ❑ May be wasteful of area since some functional units (e.g., adders) must be duplicated since they can not be shared during a clock cycle
- but
- ❑ Is simple and easy to understand

G22.2233 L04 Basic MIPS Architecture, 20 Banikazemi, NYU, 2007

Multicycle Datapath Approach

- ❑ Let an instruction take more than 1 clock cycle to complete
 - Break up instructions into steps where each **step** takes a cycle while trying to
 - balance the amount of work to be done in each step
 - restrict each cycle to use only one major functional unit
 - Not every instruction takes the **same** number of clock cycles
- ❑ In addition to **faster** clock rates, multicycle allows functional units that can be used more than once per instruction as long as they are used on **different** clock cycles, as a result
 - only need one memory – but only one memory access per cycle
 - need only one ALU/adder – but only one ALU operation per cycle

G22.2233 L04 Basic MIPS Architecture, 21 Banikazemi, NYU, 2007


Multicycle Datapath Approach, con't

- ❑ At the end of a cycle
 - Store values needed in a later cycle by the **current** instruction in an internal register (not visible to the programmer). All (except IR) hold data only between a pair of adjacent clock cycles (no write control signal needed)

IR – Instruction Register MDR – Memory Data Register
 A, B – regfile read data registers ALUout – ALU output register

- Data used by **subsequent** instructions are stored in programmer visible registers (i.e., register file, PC, or memory)

G22.2233 L04 Basic MIPS Architecture, 22 Banikazemi, NYU, 2007




Multicycle Control Unit

- ❑ Multicycle datapath control signals are not determined solely by the bits in the instruction
 - e.g., op code bits tell what operation the ALU should be doing, but *not* what instruction cycle is to be done next
- ❑ Must use a finite state machine (FSM) for control
 - a set of states (current state stored in State Register)
 - next state function (determined by current state and the input)
 - output function (determined by current state and the input)

G22.2233 L04 Basic MIPS Architecture, 24 Banikazemi, NYU, 2007

The Five Steps of the Load Instruction




- IFetch: Instruction Fetch and Update PC
 - Dec: Instruction Decode, Register Read, Sign Extend Offset, **Branch Target Address Computation**
 - Exec: Execute R-type; **Calculate Memory Address; Branch Comparison; Branch and Jump Completion**
 - Mem: **Memory Read; Memory Write Completion; R-type Completion (RegFile write); Store Completion**
 - WB: **Memory Read Completion (RegFile write); Load completion**
- INSTRUCTIONS TAKE FROM 3 - 5 CYCLES!*

G22.2233 L04 Basic MIPS Architecture, 25

Banikazemi, NYU, 2007

Multicycle Advantages & Disadvantages

- Uses the clock cycle efficiently – the clock cycle is timed to accommodate the slowest instruction **step**



- Multicycle implementations allow functional units to be used more than once per instruction as long as they are used on different clock cycles

but

- Requires additional internal state registers, more muxes, and more complicated (FSM) control

G22.2233 L04 Basic MIPS Architecture, 26


Banikazemi, NYU, 2007

Single Cycle vs. Multiple Cycle Timing

Single Cycle Implementation:



Multiple Cycle Implementation:



G22.2233 L04 Basic MIPS Architecture, 27

Banikazemi, NYU, 2007

How Can We Make It Even Faster?


- Split the multiple instruction cycle into smaller and smaller steps
 - There is a point of diminishing returns where as much time is spent loading the state registers as doing the work
- Start fetching and executing the next instruction before the current one has completed
 - **Pipelining** – (all?) modern processors are pipelined for performance
 - Remember *the* performance equation:
CPU time = CPI * CC * IC
- Fetch (and execute) more than one instruction at a time
 - Superscalar processing – stay tuned

G22.2233 L04 Basic MIPS Architecture, 28

Banikazemi, NYU, 2007

A Pipelined MIPS Processor

- Start the **next** instruction before the current one has completed
 - improves **throughput** - total amount of work done in a given time
 - instruction **latency** (execution time, delay time, response time - time from the start of an instruction to its completion) is *not* reduced




- clock cycle (pipeline stage time) is limited by the slowest stage
- for some instructions, some stages are **wasted** cycles

G22.2233 L04 Basic MIPS Architecture, 29


Banikazemi, NYU, 2007

Single Cycle, Multiple Cycle, vs. Pipeline

Single Cycle Implementation:



Multiple Cycle Implementation:



Pipeline Implementation:




G22.2233 L04 Basic MIPS Architecture, 30

Banikazemi, NYU, 2007

MIPS Pipeline Datapath Modifications

- What do we need to add/modify in our MIPS datapath?
 - State registers between each pipeline stage to isolate them



G22.2233 L04 Basic MIPS Architecture. 31

Banikazemi, NYU, 2007


Pipelining the MIPS ISA

- What makes it easy
 - all instructions are the same length (32 bits)
 - can fetch in the 1st stage and decode in the 2nd stage
 - few instruction formats (three) with symmetry across formats
 - can begin reading register file in 2nd stage
 - memory operations can occur only in loads and stores
 - can use the execute stage to calculate memory addresses
 - each MIPS instruction writes at most one result (i.e., changes the machine state) and does so near the end of the pipeline (MEM and WB)
- What makes it hard
 - structural hazards: what if we had only one memory?
 - control hazards: what about branches?
 - data hazards: what if an instruction's input operands depend on the output of a previous instruction?

G22.2233 L04 Basic MIPS Architecture. 32

Banikazemi, NYU, 2007

Graphically Representing MIPS Pipeline




- Can help with answering questions like:
 - How many cycles does it take to execute this code?
 - What is the ALU doing during cycle 4?
 - Is there a hazard, why does it occur, and how can it be fixed?

G22.2233 L04 Basic MIPS Architecture. 33

Banikazemi, NYU, 2007

Why Pipeline? For Performance!



G22.2233 L04 Basic MIPS Architecture. 34

Banikazemi, NYU, 2007

Can Pipelining Get Us Into Trouble?

- Yes: Pipeline Hazards
 - structural hazards: attempt to use the same resource by two different instructions at the same time
 - data hazards: attempt to use data before it is ready
 - An instruction's source operand(s) are produced by a prior instruction still in the pipeline
 - control hazards: attempt to make a decision about program control flow before the condition has been evaluated and the new PC target address calculated
 - branch instructions
- Can always resolve hazards by waiting
 - pipeline control must detect the hazard
 - and take action to resolve hazards

G22.2233 L04 Basic MIPS Architecture. 35

Banikazemi, NYU, 2007

Next Lecture and Reminders

- Next lecture
 - MIPS pipelined datapath review
 - Reading assignment – PH, Chapter 6.1-6.3
- Reminders
 - Lab0 due February 14th

G22.2233 L04 Basic MIPS Architecture. 36

Banikazemi, NYU, 2007