Code Optimization in Modern Compilers

Krishna V. Palen
Department of Computer Science, NYU

Front-end

1. Scanner - converts input character stream into stream of lexical tokens
2. Parser - derives syntactic structure (parse tree, abstract syntax tree) from token stream, and reports any syntax errors encountered
3. Semantic Analysis - generates intermediate language representation from input source program and user options/directives, and reports any semantic errors encountered

High-level Optimizer

The following steps may be performed more than once:

1. Global intraprocedural and interprocedural analysis of source program’s control and data flow
2. Selection of high-level optimizations and transformations
3. Update of high-level intermediate language

Note: this optimization phase can optionally be bypassed, since its input and output use the same intermediate language

Lowering of Intermediate Language

- Linearized storage mapping of variables
- Array/structure references → load/store operations
- High-level control structures → low-level control flow

Region based compilation
Background

- Implications of function based compilation
  - hidden memory aliasing behavior
  - optimization
  - control flow structure
- Aggressive optimizing compiler reduces the side effect by using function inlining

Example: Function based compilation

Problem with function based compilation

- In function based compilation...
  - While compiling function A, the scope of the compilation is limited to it.
  - While compiling function B, the fact that function B is part of a cycle is hidden
- Solution
  - Function Inlining
  - Code expansion is large

The effect of compilation size

Features of region based compilation

- Compiler is in complete control over the size and contents of the compilation unit
- The size of the compilation unit is typically smaller than functions
  - reducing the impact of the algorithmic complexity
- The use of profiling information to select regions allows the compiler to select compilation units than more accurately reflect dynamic behavior of the program
  - allow the compiler to produce more compact optimized code
- Each region may be compiled completely before compilation proceeds to next region
  - all function-oriented compiler transformations may be applied.

Types of regions
Arbitrary region formation

- Select a seed block, which is the most frequently executed block not yet in a region
- Find all desirable successor of a block for all x in the region where Succ(x,y) satisfies,
  \[ \text{Succ}(x,y) = (W(y) \geq T_x) \lor (W(x) \geq T_y) \]
  \[ W(x): \text{frequency} \]
  \[ x \rightarrow y: \text{control flow edge from x to y} \]
- How to decide T & Ts?

Example: Arbitrary region

Trace

- Ordered sequence of basic blocks connected by control flow
- Choose a “seed” block with the highest expected frequency
- From seed, expand forward/backward in the control flow graph, picking the unscheduled block with the highest expected frequency

Super Block

- A trace with a single entry but potentially many exits
- Simplifies code motion during scheduling
  - upward movements past a side entry within a block are pure speculation
  - downward movements past a side entry within a block are pure replication
  - will be covered in detail in scheduling session
- Two step formation
  - Trace picking
  - Tail duplication

Super block formation and tail duplication
**Hyper block**
- Single entry/ multiple exit set of predicated basic block (if conversion)
- There exists no incoming control flow arcs from outside basic blocks to the selected blocks other than the entry block
- There exist no nested inner loops inside the selected blocks

**Hyper block formation procedure**
- Tail duplication
  - remove side entries
- Loop Peeling
  - create bigger region for nested loop
- Node Splitting
  - Eliminate dependencies created by control path merge
  - large code expansion
- After above three transformations, perform if conversion

**Tail Duplication**

```
x > 0
y > 0
v := v * x
x = 1
v := v - 1
v := v + 1
u := v + y
```

**Loop Peeling**

```
A
/
|
B
/
|
C
/
|
D
```

**Node Splitting**

```
x > 0
y > 0
v := v * x
x = 1
v := v - 1
v := v + 1
k := k + 1
u := v + y
l := k + z
```

**Assembly Code**

```
ble x, 0, C
ble y, 0, F
v := v * x
ne x, 1, F
v := v - 1
v := v + 1
C
D
B
A
```
If conversion

Region Size Control
- Experiment shows that 85% of the execution time was contained in regions with fewer than 250 operations, when region size is not limited.
- There are some regions formed with more than 10000 operations. (May need limit)
- How can I decide the size limit?
  - Open Issue

Additional references
- Effective compiler support for predicated execution using the hyperblock, Scott Mahlke, David Lin, William Chen, Richard Hank, Roger Bringmann, Micro-25, 1992

Dependence Analysis

Data and Control Dependences
Motivation: identify only the essential control and data dependences which need to be obeyed by transformations for code optimization.

Program Dependence Graph (PDG) consists of
1. Set of nodes, as in the CFG
2. Control dependence edges
3. Data dependence edges

Together, the control and data dependence edges dictate whether or not a proposed code transformation is legal.

Control Dependence Analysis
We want to capture two related ideas with control dependence analysis of a CFG:

1. Node Y should be control dependent on node X if node X evaluates a predicate (conditional branch) which can control whether node Y will subsequently be executed or not. This idea is useful for determining whether node Y needs to wait for node X to complete, even though they have no data dependences.
Control Dependence Analysis (contd.)

2. Two nodes, Y and Z, should be identified as having identical control conditions if in every run of the program, node Y is executed if and only if node Z is executed. This idea is useful for determining whether nodes Y and Z can be made adjacent and executed concurrently, even though they may be far apart in the CFG.

Control Dependence: Definition

[Ferrante et al, 1987]
Node Y is control dependent on node X with label L in CFG if and only if
1. there exists a nonnull path X → Y, starting with the edge labeled L, such that Y post-dominates every node, W, strictly between X and Y in the path, and
2. Y does not post-dominate X

Y is control dependent on X only if X can directly affect whether Y is executed or not; indirect control dependence can be defined as the transitive closure of control dependence.

Example: acyclic CFG and its Control Dependence Graph

Given node X and branch label L, all control dependence successors can be enumerated as follows:
1. Z ← CFG successor of node X with label L
2. while Z ≠ ipdom(X) do
   (a) /* Z is control dependent on X with label L — process Z as desired */
   (b) Z ← ipdom(Z)
end while
Properties of Control Dependence

- CDG is a tree \( \rightarrow \) CFG is structured
- CDG is acyclic \( \rightarrow \) CFG is acyclic
- CDG is cyclic \( \rightarrow \) CFG is cyclic

The control conditions of node \( Y \) is the set,

\[ CC(Y) = \{(X,L)|Y \text{ is control dependent on } X \text{ with label } L\} \]

Two nodes, \( A \) and \( B \), are said to be identically control dependent if and only if they have the same set of control conditions (i.e. \( CC(A) = CC(B) \)).

Data Dependence Analysis

If two operations have potentially interfering data accesses, data dependence analysis is necessary for determining whether or not an interference actually exists. If there is no interference, it may be possible to reorder the operations or execute them concurrently.

The data accesses examined for data dependence analysis may arise from array variables, scalar variables, procedure parameters, pointer dereferences, etc. in the original source program.

Data dependence analysis is conservative, in that it may state that a data dependence exists between two statements, when actually none exists.

Data Dependence: Definition

A data dependence, \( S_1 \rightarrow S_2 \), exists between CFG nodes \( S_1 \) and \( S_2 \) with respect to variable \( X \) if and only if

1. there exists a path \( P: S_1 \rightarrow S_2 \) in CFG, with no intervening write to \( X \), and
2. at least one of the following is true:
   (a) (flow) \( X \) is written by \( S_1 \) and later read by \( S_2 \), or
   (b) (anti) \( X \) is read by \( S_1 \) and later written by \( S_2 \), or
   (c) (output) \( X \) is written by \( S_1 \) and later written by \( S_2 \).

Def/Use chaining for Data Dependence Analysis

A def-use chain links a definition \( D \) (i.e. a write access of variable \( X \) to each use \( U \) (i.e. a read access), such that there is a path from \( D \) to \( U \) in CFG that does not redefine \( X \).

Similarly, a use-def chain links a use \( U \) to a definition \( D \), and a def-def chain links a definition \( D \) to a definition \( D' \) (with no intervening write to \( X \) in all cases).

Def-use, use-def, and def-def chains can be computed by data flow analysis, and provide a simple but conservative way of enumerating flow, anti, and output data dependences.
Static single assignment (SSA) form

- Static single assignment (SSA) form provides a more efficient data structure for enumerating def-use, use-def and def-def chains.
- SSA form requires that each use be reached by a single def (when representing def-use information; analogous requirements are enforced for representing use-def and def-def information). Each def is treated as a new "name" for the variable.
- Each variable is assumed to have a dummy definition at the START node of the CFG.
- A φ function is used to capture the merge of multiple reaching definitions

Dealing with Merge Points

- If Cond
  Then X ← 4
  Else X ← 6
  ...
  ...
  Use variable X several times

- Tricky situation since both def's can reach all subsequent uses; exact reaching def depends on whether Cond evaluated to true or not
- Keeping track of true and false cases separately is complicated and intractable (in the presence of nested conditionals)

The SSA approach

```
If Cond
  Then X₁ ← 4
  Else X₂ ← 6
  X₃ ← φ(X₁, X₂)
  ...
  ...
  Use variable X₃ several times
```

- The SSA solution is to add a special φ function at each merge point
- The new φ-def X₃ captures the merge of X₁ and X₂

Instruction Scheduling

- Add this line

Superscalar (RISC) Processors

- Function Units
- Register Bank
- Pipeline
  - Fixed, Floating
  - Branch etc.

Canonical Instruction Set

- Register — Register Instructions (Single cycle).
- Special instructions for Load and Store to/from memory (multiple cycles).
  
  A few notable exceptions, of course.

  E.g.: Dec Alpha, HP PA-RISC, IBM Power & RS6K, Sun Sparc ...
Opportunity in Superscalars

- High degree of Instruction Level Parallelism (ILP) via multiple (possibly) pipelined functional units (FUs).

  Essential to harness promised performance.

- Clean simple model and Instruction Set makes compile-time optimizations feasible.

- Therefore, performance advantages can be harnessed automatically.

Example of Instruction Level Parallelism

Processor components:

- 5 functional units: 2 fixed point units, 2 floating point units and 1 branch unit.

- Pipeline depth: floating point unit is 2 deep, and the others are 1 deep.

Peak rates: 7 instructions being processed simultaneously in each cycle.

Instruction Scheduling: The Optimization Goal

Given a source program P, schedule the instructions so as to minimize the overall execution time on the functional units in the target machine.

Cost Functions

- Effectiveness of the Optimizations: How well can we optimize our objective function? Impact on running time of the compiled code determined by the completion time.

- Efficiency of the Optimizations: How fast can we optimize? Impact on the time it takes to compile or cost for gaining the benefit of code with fast running time.

Impact of Control Flow

Acyclic control flow is easier to deal with than cyclic control flow. Problems in dealing with cyclic flow:

- A loop implicitly represents a large run-time program space compactly.

- Not possible to open out the loops fully at compile-time.

- Loop unrolling provides a partial solution.

more...
Impact of Control Flow (Contd.)

- Using the loop to optimize its dynamic behavior is a challenging problem.
- Hard to optimize well without detailed knowledge of the range of the iteration.
- In practice, profiling can offer limited help in estimating loop bounds.

Acyclic Instruction Scheduling

- We will consider the case of acyclic control flow first.
- The acyclic case itself has two parts:
  - The simpler case that we will consider first has no branching and corresponds to basic block of code, e.g. loop bodies.
  - The more complicated case of scheduling programs with acyclic control flow with branching will be considered next.

The Core Case: Scheduling Basic Blocks

Why are basic blocks easy?

- All instructions specified as part of the input must be executed.
- Allows deterministic modeling of the input.
- No “branch probabilities” to contend with; makes problem space easy to optimize using classical methods.

Early RISC Processors

Single FU with two stage pipeline:

Programmer’s logical view of: Berkeley RISC, IBM801, MIPS

Instruction Execution Timing

The 2-stage pipeline of the Functional Unit

- The first stage performs Fetch/Decode/Execute for register-register operations (single cycle) and fetch/decode/initiate for Loads and Stores from memory (two cycles).

Instruction Execution Timing (Contd.)

- The second cycle is the memory latency to fetch/store the operand from/to memory.

In reality, memory is cache and extra latencies result if there is a cache miss.
**Parallelism Comes From the Following Fact**

While a load/store instruction is executing at the second pipeline stage, a new instruction can be initiated at the first stage.

---

**Instruction Scheduling**

For previous example of RISC processors,

**Input:** A basic block represented as a DAG

- \( i_2 \) is a load instruction.
- Latency of 1 on \((i_2, i_4)\) means that \( i_4 \) cannot start for one cycle after \( i_2 \) completes.

---

**Instruction Scheduling (Contd.)**

Two schedules for the above DAG with \( S_2 \) as the desired sequence.

---

**The General Instruction Scheduling Problem (Contd.)**

**Feasible Schedule:** A specification of a start time for each instruction such that the following constraints are obeyed:

1. Resource: Number of instructions of a given type of any time < corresponding number of FUs.
2. Precedence and Latency: For each predecessor \( j \) of an instruction \( i \) in the DAG, \( i \) is started only \( \delta \) cycles after \( j \) finishes where \( \delta \) is the latency labeling the edge \((j,i)\).

**Output:** A schedule with the minimum overall completion time (makespan).

---

**Drawing on Deterministic Scheduling**

**Canonical Algorithm:**

1. Assign a Rank (priority) to each instruction (or node).
2. Sort and build a priority list \( F \) of the instructions in non-decreasing order of Rank.

Nodes with smaller ranks occur earlier in this list.
Drawing on Deterministic Scheduling (Contd.)

3. Greedily list-schedule \( L \)
   Scan \( L \) iteratively, and on each scan choose the largest number of "ready" instructions subject to resource (FU) constraints in list-order.

   An instruction is ready provided it has not been chosen earlier and all of its predecessors have been chosen and the appropriate latencies have elapsed.

The Value of Greedy List Scheduling

Example: Consider the DAG shown below:

Using the list \( L = \langle i_1, i_2, i_3, i_4, i_5 \rangle \)

- Greedy scanning produces the steps of the schedule as follows:

More...

Some Intuition

- Greediness helps in making sure that idle cycles don't remain if there are available instructions further "downstream."

- Ranks help prioritize nodes such that choices made early on favor instructions with greater enabling power, so that there is no unforced idle cycle.

How Good is Greedy?

**Approximation:** For any pipeline depth \( k \geq 1 \) many number \( m \) of pipelines,

\[
S_{\text{greedy}} / S_{\text{opt}} \leq (1 - \frac{1}{mk})
\]

- For example, with one pipeline \( (m = 1) \) and the latencies \( k \) grow as 2,3,4,..., the approximate schedule is guaranteed to have a completion time no more 66%, 75%, and 80% over the optimal completion time.

- This theoretical guarantee shows that greedy scheduling is not bad, but the bounds are worst-case; practical experience tends to be much better.

More...

Running Time of Greedy List Scheduling: Linear in the size of the DAG.

A Critical Choice: The Rank Function for Prioritizing Nodes

Rank Functions


An Example Rank Function

The example DAG

1. Initially label all the nodes by the same value, say $\alpha$

2. Compute new labels from old starting with nodes at level zero ($i_4$) and working towards higher levels:
   (a) All nodes at level zero get a rank of $\alpha$.

(b) For a node at level 1, construct a new label which is the concentration of all its successors connected by a latency 1 edge.

(c) The empty symbol $\emptyset$ is associated with latency zero edges.

(d) The result is that $\hat{i}_2$ and $\hat{i}_3$ respectively get new labels and hence ranks $\alpha' = \alpha > \alpha'' = \emptyset$.

Note that $\alpha' = \alpha > \alpha'' = \emptyset$ i.e., labels are drawn from a totally ordered alphabet.

(e) Rank of $i_1$ is the concentration of the ranks of its immediate successors $\hat{i}_2$ and $\hat{i}_3$ i.e., it is $\alpha''' = \alpha' | \alpha''$. $\hat{i}_2$ and $\hat{i}_3$.

3. The resulting sorted list is (optimum) $i_1, \hat{i}_2, \hat{i}_3, i_4$. 

Optimality: 2 and 3 produce optimal schedules for RISC processors such as the IBM 801, Berkeley RISC and so on.
The More General Case Scheduling
Acyclic Control Flow Graphs

Significant Jump in Compilation Cost
What is the problem when compared to basic-blocks?
• Conditional and unconditional branching is permitted.
• The problem being optimized is no longer deterministically and completely known at compile-time.
• Depending on the sequence of branches taken, the problem structure of the graph being executed can vary.
• Impractical to optimize all possible combinations of branches and have a schedule for each case, since a sequence of $k$ branches can lead to $2^k$ possibilities — a combinatorial explosion in cost of compiling.

Containing Compilation Cost
A well known classical approach is to consider traces through the (acyclic) control flow graph. An example is presented in the next slide.

Traces

Main Ideas:
• Choose a program segment that has no cyclic dependences.
• Choose one of the paths out of each branch that is encountered.

Traces (Contd.)
• Use statistical knowledge based on (estimated) program behavior to bias the choices to favor the more frequently taken branches.
• This information is gained through profiling the program or via static analysis.
• The resulting sequence of basic blocks including the branch instructions is referred to as a trace.
Trace Scheduling

High Level Algorithm:

1. Choose a (maximal) segment s of the program with acyclic control flow.
   The instructions in s have associated “frequencies” derived via statistical knowledge of the program’s behavior.

2. Construct a trace τ through s:
   (a) Start with the instruction in s, say i, with the highest frequency.

more...

Trace Scheduling (Contd.)

(b) Grow a path out from instruction i in both directions, choosing the path to the instruction with the higher frequency whenever there is a choice.

Frequencies can be viewed as a way of prioritizing the path to choose and subsequently optimize.

3. Rank the instructions in τ using a rank function of choice.

4. Sort and construct a list L of the instructions using the ranks as priorities.

5. Greedily list schedule and produce a schedule using the list L as the priority list.

more...

Significant Comments

• We pretend as if the trace is always taken and executed and hence schedule it in steps 3-5 using the same framework as for a basic-block.
• The important difference is that conditionals branches are there on the path, and moving code past these conditionals can lead to side-effects.
• These side effects are not a problem in the case of basic-blocks since there, every instruction is executed all the time.
• This is not true in the present more general case when an outgoing or incoming off-trace branch is taken however infrequently: we will study these issues next.

The Four Elementary but Significant Side-effects

Consider a single instruction moving past a conditional branch:

The First Case

• If A is a write of the form = ..., then the variable (virtual register) must not be live on the off-trace path.

• In this case, an additional pseudo edge is added from the branch instruction to instruction A to prevent this motion.

The First Case (Contd.)

more...
The Second Case

- Identical to previous case except the pseudo-dependence edge is from A to the join instruction whenever A is a "write" or a def.
- A more general solution is to permit the code motion but undo the effect of the speculated definition by adding repair code
  An expensive proposition in terms of compilation cost.

The Third Case

- Instruction A will not be executed if the off-trace path is taken.
- To avoid mistakes, it is replicated.

The Third Case (Contd.)

- This is true in the case of read and write instructions.
- Replication causes A to be executed independent of the path being taken to preserve the original semantics.
- If (non-)liveness information is available, replication can be done more conservatively.

The Fourth Case

- Similar to Case 3 except for the direction of the replication as shown in the figure above.

At a Conceptual Level: Two Situations

- **Speculations:** Code that is executed "sometimes" when a branch is executed is now executed "always" due to code motion as in Cases 1 and 2.
  - **Legal** speculations wherein data-dependences are not violated.
  - **Safe** speculation wherein control-dependences on exceptions-causing instructions are not violated.

At a Conceptual Level: Two Situations (Contd.)

- **Unsafe speculation** where there is no restriction and hence exceptions can occur.
  This type of speculation is currently playing a role in "production quality" compilers.
- **Replication:** Code that is "always" executed is duplicated as in Cases 3 and 4.
Comparison to Basic Block Scheduling

- Instruction scheduler needs to handle speculation and replication.
- Otherwise the framework and strategy is identical.

Fisher’s Trace Scheduling Algorithm

**Description:**

1. Choose a (maximal) region $s$ of the program that has acyclic control flow.
2. Construct a trace $\tau$ through $s$.
3. Add additional dependence edges to the DAG to limit speculative execution. Note that this is Fisher’s solution.

Fisher’s Trace Scheduling Algorithm (Contd.)

4. Rank the instructions in $\tau$ using a rank function of choice.
5. Sort and construct a list $\mathcal{L}$ of the instructions using the ranks as priorities.
6. Greedily list schedule and produce a schedule using the list $\mathcal{L}$ as the priority list.
7. Add replicated code whenever necessary on all the off-trace paths.

Example

Example (Contd.)

Obvious advantages of global code motion are that the idle cycles have disappeared.
Limitations of This Approach

- Optimizations depend on the traces being the dominant paths in the program’s control-flow.
- Therefore, the following two things should be true:
  - Programs should demonstrate the behavior of being skewed in the branches taken at run-time, for typical mixes of input data.
  - We should have access to this information at compile time. Not so easy.

A More Aggressive Solution


- Schedule an entire acyclic region at once. Innermost regions are scheduled first.
- Use the forward control dependence graph to determine the “degree of speculativeness” of instruction movements.
- Use generalization of single basic block list scheduling include multiple basic blocks.

Detecting Speculation and Replication Structurally

- Need tests that can be performed quickly to determine which of the side-effects have to be addressed after code-motion.
- Preferably based on structured information that can be derived from previously computed (and explained) program analysis.
- Decisions that are based on the Control (sub) Component of the Program Dependence Graph (PDG).
- Details can be found in Berstein and Rodeh’s work.

Scheduling Control Flow Graphs with Loops (Cycles)

Main Idea

- Loops are treated as integral units.
- Conventionally, loop-body is executed sequentially from one iteration to the next.
- By compile-time analysis, execution of successive iterations of a loop is overlapped.
- Reminiscent of execution in hardware pipelines.

Main Idea (Contd.)

- Overall completion time can be much less if there are computational resources in the target machine to support this overlapped execution.
- Works with no underlying hardware support such as interlocks etc.
Illustration

Example With Unbounded Resources

Constraints on The Compiler in Determining Schedule

Modulo Scheduling

Minimal Initiation Interval (MII)

Software pipelining with unbounded resources.

Since there are no expectations on hardware support at run-time:

- The overlapped execution on each cycle must be possible with the degree of instruction level parallelism in terms of functional-units.
- The inter-instruction latencies must be obeyed within each iteration but more importantly across iterations as well.
- These inter-iteration dependences and consequent latencies are loop-carried dependences.

- Find a steady-state schedule for the kernel
- The length of this schedule is the *initiation interval* \( (II) \)
- The same schedule is executed in every iteration
- Primary goal is to minimize the initiation interval
- Prologue and epilogue are recovered from the kernel

\[ \text{delay}(c) -- \text{total latency in data dependence cycle } c \]
\[ \text{distance}(c) -- \text{iteration distance of cycle } c \]
\[ \text{uses}(r) -- \text{number of occurrence of resource } r \text{ in one iteration} \]
\[ \text{units}(r) -- \text{number of functional units of type } r \]
Minimal Initiation Interval (MII)

- Recurrence constrained minimal initiation interval
  - "Longest cycle is the bottleneck"
  - $\text{RecMII} = \max_c \frac{\text{delay}(c)}{\text{distance}}$

- Resource constrained minimal initiation interval
  - "Most critical resource is the bottleneck"
  - $\text{ResMII} = \max_r \frac{\text{uses}(r)}{\text{units}(r)}$

- Minimal initiation interval
  - $\text{MII} = \max(\text{RecMII}, \text{ResMII})$

Iterated Modulo Scheduling

- Rau 1994
- Uses operation list scheduling as building block
- Uses some backtracking

Preprocessing Steps

- Loop unrolling
- Modulo variable expansion
- Loops with internal control flow: remove with if-conversion
- Reverse if-conversion

Main Driver

- \texttt{iterative\_schedule} is the amount of backtracking to perform before trying a larger $\Pi$

\begin{verbatim}
procedure iterative\_schedule(CE, #op)
    compute \texttt{CE}\texttt{C}.
    \texttt{CE} := \texttt{CE}\texttt{C}.
    \texttt{CE} := \texttt{CE}\texttt{C}.
    schedule\_op \texttt{CE}.
    if \texttt{schedule\_op} \texttt{CE}.
        \texttt{CE} := \texttt{CE}\texttt{C}.
    \end{verbatim}

Iterative Schedule Routine

\begin{verbatim}
procedure iterative\_schedule(CE, #op)
    compute \texttt{CE}\texttt{C}.
    if \texttt{CE} <= \texttt{CE}\texttt{C}.
        \texttt{CE} := \texttt{CE}\texttt{C}.
    \end{verbatim}

Discussion

- Instructions are either scheduled or unscheduled
- Scheduled instructions may be unscheduled subsequently
- Given an instruction $j$, the earliest start time of $j$ is limited by all its scheduled predecessors $k$
  - $\text{time}(j) \leq \text{time}(k) + \text{latency}(k,j) - \Pi \times \text{distance}(k,j)$
- Note that focus is only on data dependence constraints
Find Slot Routine

```plaintext
procedure find_slot (op, min, max)
    for t = min to max do
        if op has no resource conflict at t
        then go to return end if
        if op has never been scheduled or
        op's previous scheduled time of op
        then return op's previous scheduled time of op end if
    return t
```

Discussion of find_slot

- Finds the earliest time between min and max such that op can be scheduled without resource conflicts
- If no such time slot exists then
  - if op hasn't been unscheduled before (and it's not scheduled now), chose min
  - if op has been scheduled before, choose the previous scheduled time + 1 or min, whichever is later
- Note that the latter choice implies that some instructions will have to be unscheduled

Keeping track of resources

- Use modulo reservation table (MRT) resources

```
    1+0
    1+1
    1+2
    1+3
    1+4
    1+5
    1+6
```

- Can also be encoded as finite state automaton

Computing Priorities

- Based on the Critical Path Heuristic
- \( H(i) \) -- the height-based priority of instruction \( i \)
- \( H(i) = 0 \) if \( i \) has no successors
- \( H(i) = \max_{k \in \text{succ}(i)} H(k) + \text{latency}(i,k) - \|i\| \cdot \text{distance}(i,k) \)

Algorithms for Software Pipelining


Algorithms for Software Pipelining (Contd.)

Additional Reading:


Additional Reading (Contd.):


Additional Reading (Contd.):


Additional Reading:


Register Allocation
Rationale for Separating Register Allocation from Scheduling

- Each of Scheduling and Register Allocation are hard to solve individually, let alone solve globally as a combined optimization.
- So, solve each optimization locally and heuristically "patch up" the two stages.

Why Register Allocation?

- Storing and accessing variables from registers is much faster than accessing data from memory. The way operations are performed in load/store (RISC) processors.
- Therefore, in the interests of performance—if not by necessity — variables ought to be stored in registers.
- For performance reasons, it is useful to store variables as long as possible, once they are loaded into registers.
- Registers are bounded in number (say 32.)
- Therefore, “register-sharing” is needed over time.

The Goal

- Primarily to assign registers to variables.
- However, the allocator runs out of registers quite often.
- Decide which variables to “flush” out of registers to free them up, so that other variables can be bought in.
  This important indirect consequence of allocation is referred to as spilling.

Register Allocation and Assignment

Allocation: identifying program values (virtual registers, live ranges) and program points at which values should be stored in a physical register.

Program values that are not allocated to registers are said to be spilled.

Assignment: identifying which physical register should hold an allocated value at each program point.

Live Ranges

Live range of virtual register r = (BB1, BB2, BB3, BB4, BB5, BB6, BB7).
Def-Use chain of virtual register r = (BB1, BB3, BB5, BB7).
Global Register Allocation

- Local register allocation does not store data in registers across basic blocks.
- Local allocation has poor register utilization ⇒ global register allocation is essential.
- Simple global register allocation: allocate most "active" values in each inner loop.
- Full global register allocation: identify live ranges in control flow graph, allocate live ranges, and split ranges as needed.

Goal: select allocation so as to minimize number of load/store instructions performed by optimized program.

Simple Example of Global Register Allocation

- Local register allocation does not store data in registers across basic blocks.
- Local allocation has poor register utilization ⇒ global register allocation is essential.
- Simple global register allocation: allocate most "active" values in each inner loop.
- Full global register allocation: identify live ranges in control flow graph, allocate live ranges, and split ranges as needed.

Goal: select allocation so as to minimize number of load/store instructions performed by optimized program.

Another Example of Global Register Allocation

- Simple global register allocation: allocate most "active" values in each inner loop.
- Full global register allocation: identify live ranges in control flow graph, allocate live ranges, and split ranges as needed.

Goal: select allocation so as to minimize number of load/store instructions performed by optimized program.

Another Example of Global Register Allocation

- Local register allocation does not store data in registers across basic blocks.
- Local allocation has poor register utilization ⇒ global register allocation is essential.
- Simple global register allocation: allocate most "active" values in each inner loop.
- Full global register allocation: identify live ranges in control flow graph, allocate live ranges, and split ranges as needed.

Goal: select allocation so as to minimize number of load/store instructions performed by optimized program.

Cost and Savings

Compilation Cost: running time and space of the global allocation algorithm.

Execution Savings: cycles saved due to register residence of variables in optimized program execution.

Contrast with memory-residence which leads to longer execution times.

Interference Graph

Definition: An interference graph G is an undirected graph with the following properties:

(a) each node x denotes exactly one distinct live range X, and

(b) an edge exists between nodes x and y iff X ∩ Y ≠ ∅, where X and Y are the live ranges corresponding to nodes x and y.

Interference Graph Example

Live Ranges

a := ...
b := ...
c := ...
d := ...

c := ...

Interference Graph

Live ranges overlap and hence interfere

Node model live ranges

Node model live ranges

Node model live ranges
The Classical Approach


more…

The Classical Approach (Contd.)

• These works introduced the key notion of an interference graph for encoding conflicts between the live ranges.
• This notion was defined for the global control flow graph.
• It also introduced the notion of graph coloring to model the idea of register allocation.

Execution Time and Spill-cost

Spilling: Moving a variable that is currently register resident to memory when no more registers are available, and a new live-range needs to be allocated one spill.

Minimizing Execution Cost: Given an optimistic assignment—i.e., one where all the variables are register-resident, minimizing spilling.

Graph Coloring

• Given an undirected graph G and a set of k distinct colors, compute a coloring of the nodes of the graph i.e., assign a color to each node such that no two adjacent nodes get the same color.
Recall that two nodes are adjacent iff they have an edge between them.
• A given graph might not be k-colorable.
• In general, it is a computationally hard problem to color a given graph using a given number k of colors.
• The register allocation problem uses good heuristics for coloring.

Register Allocation as Coloring

• Given k registers, interpret each register as a color.
• The graph G is the interference graph of the given program.
• The nodes of the interference graph are the executable live ranges on the target platform.
• A coloring of the interference graph is an assignment of registers (colors) to live ranges (nodes).
• Running out of colors implies not enough registers and hence a need to spill in the above model.

The Approach Discussed Here

The first difference from the classical approach is that now, we assume that the "home location" of a live range is in memory.

- Conceptually, values are always in memory unless promoted to a register; this is also referred to as the pessimistic approach.

- In the classical approach, the dual of this model is used where values are always in registers except when spilled; recall that this is referred to as the optimistic approach.

A second major difference is the granularity at which code is modeled.
- In the classical approach, individual instructions are modeled whereas
- Now, basic blocks are the primitive units modeled as nodes in live ranges and the interference graph.

The final major difference is the place of the register allocation in the overall compilation process.
- In the present approach, the interference graph is considered earlier in the compilation process using intermediate level statements; compiler generated temporaries are known.
- In contrast, in the previous work the allocation is done at the level of the machine code.

## Important Modeling Difference

**Important Modeling Difference (Contd.)**

- A second major difference is the granularity at which code is modeled.
  - In the classical approach, individual instructions are modeled whereas
  - Now, basic blocks are the primitive units modeled as nodes in live ranges and the interference graph.

- The final major difference is the place of the register allocation in the overall compilation process.
  - In the present approach, the interference graph is considered earlier in the compilation process using intermediate level statements; compiler generated temporaries are known.
  - In contrast, in the previous work the allocation is done at the level of the machine code.

## Computing Live Ranges

**Computing Live Ranges**

Using data flow analysis, we compute for each basic block:

- In the forward direction, the reaching attribute.
  
  A variable is reaching block $i$ if a definition or use of the variable reaches the basic block along the edges of the CFG.

- In the backward direction, the liveness attribute.
  
  A variable is live at block $i$ if there is a direct reference to the variable at block $i$ or at some block $j$ that succeeds $i$ in the CFG, provided the variable in question is not redefined in the interval between $i$ and $j$.

## The Main Information to be Used by the Register

**The Main Information to be Used by the Register (Contd.)**

- An unconstrained node can be safely assigned a register since conflicting live ranges do not use up the available registers.

- We associate a (possibly empty) set FORBIDDEN with each live range that represents the set of colors that have already been assigned to the members of its INTERFERENCE set.

The above representation is essentially a detailed interference graph representation.
Prioritizing Live Ranges

In the memory bound approach, given live ranges with a choice of assigning registers, we do the following:

- Choose a live range that is “likely” to yield greater savings in execution time.
- This means that we need to estimate the savings of each basic block in a live range.

Estimate the Savings

Given a live range \( X \) for variable \( x \), the estimated savings in a basic block \( i \) is determined as follows:

1. First compute \( \text{CyclesSaved} \), which is the number of loads and stores of \( x \) in \( i \) scaled by the number of cycles taken for each load/store.
2. Compensate the single load and/or store that might be needed to bring the variable in and/or store the variable at the end and denote it by \( \text{Setup} \).
   
Note that \( \text{Setup} \) is derived from a single load or store or a load plus a store.

Estimate the Savings (Contd.)

3. \( \text{Savings}(X,i) = (\text{CyclesSaved}-\text{Setup}) \)

   These indicate the actual savings in cycles after accounting for the possible loads/stores needed to move \( x \) at the beginning/end of \( i \).

4. \( \text{TotalSavings}(X) = \sum_{i \in X} \text{Savings}(X,i) \times W(i) \)
   
   (a) \( X \) is the set of all basic blocks in the live range of \( x \).
   
   (b) \( W(i) \) is the execution frequency of variable \( x \) in block \( i \).

The Algorithm

For all constrained live ranges, execute the following steps:

1. Compute \( \text{Priority}(X) \) if it has not already been computed.
2. For the live range \( X \) with the highest priority:
   
   (a) If its priority is negative or if no basic block \( i \) in \( X \) can be assigned a register — because every color has been assigned to a basic block that interferes with \( i \) — then delete \( X \) from the list and modify the interference graph.
   
   (b) Else, assign it a color that is not in its forbidden set.
   
   (c) Update the forbidden sets of the members of \( \text{INTERFERE} \) for \( X \).

The Algorithm (Contd.)

3. For each live range \( X' \) that is in \( \text{INTERFERE} \) for \( X \): 
   
   (a) If the \( \text{FORBIDDEN} \) of \( X' \) is the set of all colors i.e., if no colors are available, \( \text{SPLIT} \) (\( X' \)).
   
   Procedure \( \text{SPLIT} \) breaks a live range into smaller live ranges with the intent of reducing the interference of \( X' \) it will be described next.

4. Repeat the above steps till all constrained live ranges are colored or till there is no color left to color any basic block.
The Idea Behind Splitting

• Splitting ensures that we break a live range up into increasingly smaller live ranges.
• The limit is of course when we are down to the size of a single basic block.
• The intuition is that we start out with coarse-grained interference graphs with few nodes.
• This makes the interference node degree possibly high.
• We increase the problem size via splitting on a need-to-basis.
• This strategy lowers the interference.

The Splitting Strategy

A sketch of an algorithm for splitting:
1. Choose a split point.
   Note that we are guaranteed that X has at least one basic block i which can be assigned a color i.e., its forbidden set does not include all the colors. The earliest such in the order of control flow can be the split point.
2. Separate the live range X into X1 and X2 around the split point.
3. Update the sets INTERFERE for X1 and X2 and those for the live ranges that interfered with X.

The Splitting Strategy (Contd.)

4. Recompute priorities and reprioritize the list.

   Other bookkeeping activities to realize a safe implementation are also executed.

Live Range Splitting Example

Live Ranges:

- a: BB1, BB3, BB4, BB5
- b: BB1, BB2, BB3, BB4, BB5
- c: BB2, BB3, BB4, BB5

Assume the number of physical registers = 2

Live Range Splitting Example (Contd.)

New live ranges:

- a: BB1, BB3, BB4, BB5
- b: BB1
- c: BB3, BB4, BB5
- d: BB2

Note: bb and bb are logically the same program variable
      bb is a renamed equivalent of bb.
      All nodes are now unconstrained.

Interaction Between Allocation and Scheduling

• The allocator and the scheduler are typically patched together heuristically.
• Leads to the “phase ordering problem: Should allocation be done before scheduling or vice-versa?
• Saving on spilling or “good allocation” is only indirectly connected to the actual execution time.
• Contrast with instruction scheduling.
• Factoring in register allocation into scheduling and solving the problem “globally” is a research issue.
Example Basic Block

Source Code:
\[ z = x(i) \]
\[ \text{temp} = x(i+1+N) \]

Intermediate Code:
\[ v1: \text{VR1} \leftarrow \text{ADDR} \,(X) + i \]
\[ v2: \text{VR2} \leftarrow \text{LOAD} @ (\text{VR1}) \]
\[ v3: z \leftarrow \text{STORE} \,\text{VR2} \]
\[ v4: \text{VR4} \leftarrow \text{VR1} + 1 \]
\[ v5: \text{VR5} \leftarrow \text{LOAD} \,N \]
\[ v6: \text{VR6} \leftarrow \text{LOAD} \,@ \,(\text{VR4+VR5}) \]

Instruction Scheduling followed by Register Allocation

\[ \begin{aligned}
\text{Completion time} &= 6 \text{ cycles.} \\
\text{Maximum register width} &= 3.
\end{aligned} \]

Register Allocation Followed by Instruction Scheduling

\[ \begin{aligned}
\text{Completion time} &= 8 \text{ cycles.} \\
\text{Maximum register width} &= 2.
\end{aligned} \]

Combined Register Allocation and Instruction Scheduling

\[ \begin{aligned}
\text{Completion time} &= 7 \text{ cycles.} \\
\text{Maximum register width} &= 2.
\end{aligned} \]